From: Will Newton <will.newton@linaro.org>
To: Omair Javaid <omair.javaid@linaro.org>
Cc: "gdb-patches@sourceware.org" <gdb-patches@sourceware.org>,
Patch Tracking <patches@linaro.org>
Subject: Re: [PATCH v3 3/6] Implement support for recording VFP data processing instructions
Date: Wed, 13 Aug 2014 14:10:00 -0000 [thread overview]
Message-ID: <CANu=DmgFdvQB9PptnZw=PZ++kbeWFMJeEuRFEigYLMOaWJBy4Q@mail.gmail.com> (raw)
In-Reply-To: <1407935535-27978-4-git-send-email-omair.javaid@linaro.org>
On 13 August 2014 14:12, Omair Javaid <omair.javaid@linaro.org> wrote:
> gdb:
>
> 2014-08-13 Omair Javaid <omair.javaid@linaro.org>
>
> * arm-tdep.c (arm_record_coproc_data_proc): Updated.
> (arm_record_vfp_data_proc_insn): Added record handler for VFP data
> processing instructions.
>
> ---
> gdb/arm-tdep.c | 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++-
> 1 file changed, 212 insertions(+), 1 deletion(-)
Looks ok to me.
> diff --git a/gdb/arm-tdep.c b/gdb/arm-tdep.c
> index adee197..d003619 100644
> --- a/gdb/arm-tdep.c
> +++ b/gdb/arm-tdep.c
> @@ -11990,6 +11990,217 @@ arm_record_unsupported_insn (insn_decode_record *arm_insn_r)
> return -1;
> }
>
> +/* Record handler for arm/thumb mode VFP data processing instructions. */
> +
> +static int
> +arm_record_vfp_data_proc_insn (insn_decode_record *arm_insn_r)
> +{
> + uint32_t opc1, opc2, opc3, dp_op_sz, bit_d, reg_vd;
> + uint32_t record_buf[4];
> + enum insn_types {INSN_T0, INSN_T1, INSN_T2, INSN_T3, INSN_INV};
> + enum insn_types curr_insn_type = INSN_INV;
> +
> + reg_vd = bits (arm_insn_r->arm_insn, 12, 15);
> + opc1 = bits (arm_insn_r->arm_insn, 20, 23);
> + opc2 = bits (arm_insn_r->arm_insn, 16, 19);
> + opc3 = bits (arm_insn_r->arm_insn, 6, 7);
> + dp_op_sz = bit (arm_insn_r->arm_insn, 8);
> + bit_d = bit (arm_insn_r->arm_insn, 22);
> + opc1 = opc1 & 0x04;
> +
> + /* Handle VMLA, VMLS. */
> + if (opc1 == 0x00)
> + {
> + if (bit (arm_insn_r->arm_insn, 10))
> + {
> + if (bit (arm_insn_r->arm_insn, 6))
> + curr_insn_type = INSN_T0;
> + else
> + curr_insn_type = INSN_T1;
> + }
> + else
> + {
> + if (dp_op_sz)
> + curr_insn_type = INSN_T1;
> + else
> + curr_insn_type = INSN_T2;
> + }
> + }
> + /* Handle VNMLA, VNMLS, VNMUL. */
> + else if (opc1 == 0x01)
> + {
> + if (dp_op_sz)
> + curr_insn_type = INSN_T1;
> + else
> + curr_insn_type = INSN_T2;
> + }
> + /* Handle VMUL. */
> + else if (opc1 == 0x02 && !(opc3 & 0x01))
> + {
> + if (bit (arm_insn_r->arm_insn, 10))
> + {
> + if (bit (arm_insn_r->arm_insn, 6))
> + curr_insn_type = INSN_T0;
> + else
> + curr_insn_type = INSN_T1;
> + }
> + else
> + {
> + if (dp_op_sz)
> + curr_insn_type = INSN_T1;
> + else
> + curr_insn_type = INSN_T2;
> + }
> + }
> + /* Handle VADD, VSUB. */
> + else if (opc1 == 0x03)
> + {
> + if (!bit (arm_insn_r->arm_insn, 9))
> + {
> + if (bit (arm_insn_r->arm_insn, 6))
> + curr_insn_type = INSN_T0;
> + else
> + curr_insn_type = INSN_T1;
> + }
> + else
> + {
> + if (dp_op_sz)
> + curr_insn_type = INSN_T1;
> + else
> + curr_insn_type = INSN_T2;
> + }
> + }
> + /* Handle VDIV. */
> + else if (opc1 == 0x0b)
> + {
> + if (dp_op_sz)
> + curr_insn_type = INSN_T1;
> + else
> + curr_insn_type = INSN_T2;
> + }
> + /* Handle all other vfp data processing instructions. */
> + else if (opc1 == 0x0b)
> + {
> + /* Handle VMOV. */
> + if (!(opc3 & 0x01) || (opc2 == 0x00 && opc3 == 0x01))
> + {
> + if (bit (arm_insn_r->arm_insn, 4))
> + {
> + if (bit (arm_insn_r->arm_insn, 6))
> + curr_insn_type = INSN_T0;
> + else
> + curr_insn_type = INSN_T1;
> + }
> + else
> + {
> + if (dp_op_sz)
> + curr_insn_type = INSN_T1;
> + else
> + curr_insn_type = INSN_T2;
> + }
> + }
> + /* Handle VNEG and VABS. */
> + else if ((opc2 == 0x01 && opc3 == 0x01)
> + || (opc2 == 0x00 && opc3 == 0x03))
> + {
> + if (!bit (arm_insn_r->arm_insn, 11))
> + {
> + if (bit (arm_insn_r->arm_insn, 6))
> + curr_insn_type = INSN_T0;
> + else
> + curr_insn_type = INSN_T1;
> + }
> + else
> + {
> + if (dp_op_sz)
> + curr_insn_type = INSN_T1;
> + else
> + curr_insn_type = INSN_T2;
> + }
> + }
> + /* Handle VSQRT. */
> + else if (opc2 == 0x01 && opc3 == 0x03)
> + {
> + if (dp_op_sz)
> + curr_insn_type = INSN_T1;
> + else
> + curr_insn_type = INSN_T2;
> + }
> + /* Handle VCVT. */
> + else if (opc2 == 0x07 && opc3 == 0x03)
> + {
> + if (!dp_op_sz)
> + curr_insn_type = INSN_T1;
> + else
> + curr_insn_type = INSN_T2;
> + }
> + else if (opc3 & 0x01)
> + {
> + /* Handle VCVT. */
> + if ((opc2 == 0x08) || (opc2 & 0x0e) == 0x0c)
> + {
> + if (!bit (arm_insn_r->arm_insn, 18))
> + curr_insn_type = INSN_T2;
> + else
> + {
> + if (dp_op_sz)
> + curr_insn_type = INSN_T1;
> + else
> + curr_insn_type = INSN_T2;
> + }
> + }
> + /* Handle VCVT. */
> + else if ((opc2 & 0x0e) == 0x0a || (opc2 & 0x0e) == 0x0e)
> + {
> + if (dp_op_sz)
> + curr_insn_type = INSN_T1;
> + else
> + curr_insn_type = INSN_T2;
> + }
> + /* Handle VCVTB, VCVTT. */
> + else if ((opc2 & 0x0e) == 0x02)
> + curr_insn_type = INSN_T2;
> + /* Handle VCMP, VCMPE. */
> + else if ((opc2 & 0x0e) == 0x04)
> + curr_insn_type = INSN_T3;
> + }
> + }
> +
> + switch (curr_insn_type)
> + {
> + case INSN_T0:
> + reg_vd = reg_vd | (bit_d << 4);
> + record_buf[0] = reg_vd + ARM_D0_REGNUM;
> + record_buf[1] = reg_vd + ARM_D0_REGNUM + 1;
> + arm_insn_r->reg_rec_count = 2;
> + break;
> +
> + case INSN_T1:
> + reg_vd = reg_vd | (bit_d << 4);
> + record_buf[0] = reg_vd + ARM_D0_REGNUM;
> + arm_insn_r->reg_rec_count = 1;
> + break;
> +
> + case INSN_T2:
> + reg_vd = (reg_vd << 1) | bit_d;
> + record_buf[0] = reg_vd + ARM_D0_REGNUM;
> + arm_insn_r->reg_rec_count = 1;
> + break;
> +
> + case INSN_T3:
> + record_buf[0] = ARM_FPSCR_REGNUM;
> + arm_insn_r->reg_rec_count = 1;
> + break;
> +
> + default:
> + gdb_assert_not_reached ("no decoding pattern found");
> + break;
> + }
> +
> + REG_ALLOC (arm_insn_r->arm_regs, arm_insn_r->reg_rec_count, record_buf);
> + return 0;
> +}
> +
> /* Handling opcode 110 insns. */
>
> static int
> @@ -12089,7 +12300,7 @@ arm_record_coproc_data_proc (insn_decode_record *arm_insn_r)
> {
> /* VFP data-processing instructions. */
> if (!op1_sbit && !op)
> - return arm_record_unsupported_insn (arm_insn_r);
> + return arm_record_vfp_data_proc_insn (arm_insn_r);
>
> /* Advanced SIMD, VFP instructions. */
> if (!op1_sbit && op)
> --
> 1.9.1
>
--
Will Newton
Toolchain Working Group, Linaro
next prev parent reply other threads:[~2014-08-13 14:10 UTC|newest]
Thread overview: 37+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-08-13 13:13 [PATCH v3 0/6] ARM process record/replay improvements Omair Javaid
2014-08-13 13:13 ` [PATCH v3 3/6] Implement support for recording VFP data processing instructions Omair Javaid
2014-08-13 14:10 ` Will Newton [this message]
2014-08-27 9:10 ` Omair Javaid
2014-08-27 10:11 ` Pedro Alves
2014-08-28 11:06 ` Omair Javaid
2014-08-13 13:13 ` [PATCH v3 5/6] Implement support for recording vector data transfer instructions Omair Javaid
2014-08-13 14:10 ` Will Newton
2014-08-27 9:09 ` Omair Javaid
2014-08-27 10:19 ` Pedro Alves
2014-08-28 13:07 ` Omair Javaid
2014-08-13 13:13 ` [PATCH v3 6/6] Fix reverse-step and reverse-next over undebuggable solib code Omair Javaid
2014-08-27 9:09 ` Omair Javaid
2014-08-27 10:34 ` Pedro Alves
2014-08-13 13:13 ` [PATCH v3 1/6] Implements support for recording arm/thumb mode coprocessor instructions Omair Javaid
2014-08-13 14:10 ` Will Newton
2014-08-27 9:07 ` Omair Javaid
2014-08-27 10:05 ` Pedro Alves
2014-08-28 9:50 ` [PATCH] Implement " Omair Javaid
2014-09-02 14:51 ` Will Newton
2014-08-13 13:13 ` [PATCH v3 2/6] Implements support for recording thumb2 ASIMD struct ld/st insn Omair Javaid
2014-08-13 14:10 ` Will Newton
2014-08-27 9:08 ` Omair Javaid
2014-08-27 10:09 ` Pedro Alves
2014-08-28 10:56 ` [PATCH v3 2/6] Implement support for recording thumb2 ASIMD struct ld/st insns Omair Javaid
2014-09-02 14:55 ` Will Newton
2014-09-10 11:16 ` Omair Javaid
2014-09-10 11:54 ` Will Newton
2014-08-13 13:13 ` [PATCH v3 4/6] Implement support for recording extension register ld/st insn Omair Javaid
2014-08-13 14:10 ` Will Newton
2014-08-27 9:21 ` Omair Javaid
2014-08-27 10:17 ` Pedro Alves
2014-08-28 12:56 ` Omair Javaid
2014-09-02 14:59 ` Will Newton
2014-09-10 11:29 ` Omair Javaid
2014-09-10 11:55 ` Will Newton
2014-08-27 9:05 ` [PATCH v3 0/6] ARM process record/replay improvements Omair Javaid
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CANu=DmgFdvQB9PptnZw=PZ++kbeWFMJeEuRFEigYLMOaWJBy4Q@mail.gmail.com' \
--to=will.newton@linaro.org \
--cc=gdb-patches@sourceware.org \
--cc=omair.javaid@linaro.org \
--cc=patches@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox