From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (qmail 19146 invoked by alias); 6 Jul 2005 23:16:57 -0000 Mailing-List: contact gdb-help@sources.redhat.com; run by ezmlm Precedence: bulk List-Subscribe: List-Archive: List-Post: List-Help: , Sender: gdb-owner@sources.redhat.com Received: (qmail 19068 invoked by uid 22791); 6 Jul 2005 23:16:53 -0000 Received: from gateway-1237.mvista.com (HELO av.mvista.com) (12.44.186.158) by sourceware.org (qpsmtpd/0.30-dev) with ESMTP; Wed, 06 Jul 2005 23:16:53 +0000 Received: from [10.0.4.58] (av [127.0.0.1]) by av.mvista.com (8.9.3/8.9.3) with ESMTP id QAA21852 for ; Wed, 6 Jul 2005 16:16:51 -0700 Message-ID: <42CC6663.5000908@mvista.com> Date: Wed, 06 Jul 2005 23:16:00 -0000 From: Khem Raj User-Agent: Mozilla Thunderbird 1.0.2-6 (X11/20050513) MIME-Version: 1.0 To: "'gdb@sources.redhat.com'" Subject: [PATCH] arm: GDB disassembles ARM VFP 'fadds' instruction wrongly. Content-Type: multipart/mixed; boundary="------------030809070108000503050002" X-SW-Source: 2005-07/txt/msg00057.txt.bz2 This is a multi-part message in MIME format. --------------030809070108000503050002 Content-Type: text/plain; charset=ISO-8859-1; format=flowed Content-Transfer-Encoding: 7bit Content-length: 379 Hello, Like binutils, the following patch fixes the opcode disassembly for 'fadds' ARM VFP instruction. currently fadds s14, s14, s15 will be disassembled as fadds s14, s14, s14 by gdb. Is it ok ? Thanks -Khem Changelog Entry: 2005-07-06 Khem Raj * arm-dis.c (opcode32 arm_opcodes): Fix ARM VFP fadds instruction disassembly pattern. --------------030809070108000503050002 Content-Type: text/plain; name="diff" Content-Transfer-Encoding: 7bit Content-Disposition: inline; filename="diff" Content-length: 893 ? diff Index: arm-dis.c =================================================================== RCS file: /cvs/src/src/opcodes/arm-dis.c,v retrieving revision 1.48 diff -u -p -r1.48 arm-dis.c --- arm-dis.c 8 Jun 2005 17:27:40 -0000 1.48 +++ arm-dis.c 6 Jul 2005 23:12:22 -0000 @@ -460,7 +460,7 @@ static const struct opcode32 arm_opcodes {FPU_VFP_EXT_V1, 0x0eb00bc0, 0x0fff0ff0, "fabsd%c\t%1z, %0z"}, {FPU_VFP_EXT_V1xD, 0x0eb00ac0, 0x0fbf0fd0, "fabss%c\t%1y, %0y"}, {FPU_VFP_EXT_V1, 0x0e300b00, 0x0ff00ff0, "faddd%c\t%1z, %2z, %0z"}, - {FPU_VFP_EXT_V1xD, 0x0e300a00, 0x0fb00f50, "fadds%c\t%1y, %2y, %1y"}, + {FPU_VFP_EXT_V1xD, 0x0e300a00, 0x0fb00f50, "fadds%c\t%1y, %2y, %0y"}, {FPU_VFP_EXT_V1, 0x0eb40b40, 0x0fff0f70, "fcmp%7'ed%c\t%1z, %0z"}, {FPU_VFP_EXT_V1xD, 0x0eb40a40, 0x0fbf0f50, "fcmp%7'es%c\t%1y, %0y"}, {FPU_VFP_EXT_V1, 0x0eb50b40, 0x0fff0f70, "fcmp%7'ezd%c\t%1z"}, --------------030809070108000503050002--