From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gdb-patches-return-107793-listarch-gdb-patches=sources.redhat.com@sourceware.org>
Received: (qmail 11383 invoked by alias); 30 Nov 2013 11:43:17 -0000
Mailing-List: contact gdb-patches-help@sourceware.org; run by ezmlm
Precedence: bulk
List-Id: <gdb-patches.sourceware.org>
List-Subscribe: <mailto:gdb-patches-subscribe@sourceware.org>
List-Archive: <http://sourceware.org/ml/gdb-patches/>
List-Post: <mailto:gdb-patches@sourceware.org>
List-Help: <mailto:gdb-patches-help@sourceware.org>, <http://sourceware.org/ml/#faqs>
Sender: gdb-patches-owner@sourceware.org
Received: (qmail 11372 invoked by uid 89); 30 Nov 2013 11:43:16 -0000
Authentication-Results: sourceware.org; auth=none
X-Virus-Found: No
X-Spam-SWARE-Status: No, score=-0.6 required=5.0 tests=AWL,BAYES_00,RDNS_NONE autolearn=no version=3.3.2
X-HELO: relay1.mentorg.com
Received: from Unknown (HELO relay1.mentorg.com) (192.94.38.131) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with ESMTP; Sat, 30 Nov 2013 11:43:15 +0000
Received: from svr-orw-exc-10.mgc.mentorg.com ([147.34.98.58])	by relay1.mentorg.com with esmtp 	id 1Vmiws-00045v-Qp from Maciej_Rozycki@mentor.com ; Sat, 30 Nov 2013 03:42:58 -0800
Received: from SVR-IES-FEM-01.mgc.mentorg.com ([137.202.0.104]) by SVR-ORW-EXC-10.mgc.mentorg.com with Microsoft SMTPSVC(6.0.3790.4675);	 Sat, 30 Nov 2013 03:42:58 -0800
Received: from [172.30.64.195] (137.202.0.76) by SVR-IES-FEM-01.mgc.mentorg.com (137.202.0.104) with Microsoft SMTP Server id 14.2.247.3; Sat, 30 Nov 2013 11:42:57 +0000
Date: Sat, 30 Nov 2013 18:23:00 -0000
From: "Maciej W. Rozycki" <macro@codesourcery.com>
To: Mike Frysinger <vapier@gentoo.org>
CC: <gdb-patches@sourceware.org>, Andrew Bennett <Andrew.Bennett@imgtec.com>
Subject: Re: [PATCH] Add MIPS UFR support
In-Reply-To: <201311300357.23710.vapier@gentoo.org>
Message-ID: <alpine.DEB.1.10.1311301137540.21686@tp.orcam.me.uk>
References: <0DA23CC379F5F945ACB41CF394B982774C8579@LEMAIL01.le.imgtec.org> <201311300357.23710.vapier@gentoo.org>
User-Agent: Alpine 1.10 (DEB 962 2008-03-14)
MIME-Version: 1.0
Content-Type: text/plain; charset="US-ASCII"
X-SW-Source: 2013-11/txt/msg00960.txt.bz2

On Sat, 30 Nov 2013, Mike Frysinger wrote:

> is this standard functionality available to all CPUs ?  your new status_UFRP 
> bit overlaps with the existing status_CU0 bit, and you unconditionally enable 
> this feature.

 I'd say this is a misnomer, the macro should be called fir_UFRP as it 
refers to a bit in the CP1.FIR register, not CP0.Status (and moved 
elsewhere in the header accordingly).

  Maciej