From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gdb-patches-return-64979-listarch-gdb-patches=sources.redhat.com@sourceware.org>
Received: (qmail 10781 invoked by alias); 30 Jun 2009 13:23:49 -0000
Received: (qmail 10757 invoked by uid 22791); 30 Jun 2009 13:23:43 -0000
X-SWARE-Spam-Status: No, hits=-1.2 required=5.0 	tests=AWL,BAYES_00,J_CHICKENPOX_24,J_CHICKENPOX_25,J_CHICKENPOX_41,J_CHICKENPOX_53
X-Spam-Check-By: sourceware.org
Received: from web112515.mail.gq1.yahoo.com (HELO web112515.mail.gq1.yahoo.com) (98.137.26.178)     by sourceware.org (qpsmtpd/0.43rc1) with SMTP; Tue, 30 Jun 2009 13:23:33 +0000
Received: (qmail 19565 invoked by uid 60001); 30 Jun 2009 13:23:31 -0000
Message-ID: <933776.18995.qm@web112515.mail.gq1.yahoo.com>
Received: from [124.125.223.141] by web112515.mail.gq1.yahoo.com via HTTP; Tue, 30 Jun 2009 06:23:30 PDT
Date: Tue, 30 Jun 2009 13:23:00 -0000
From: paawan oza <paawan1982@yahoo.com>
Subject: i386.record.floating.point.patch : with more testing and assurity
To: gdb-patches@sourceware.org
Cc: teawater@gmail.com
MIME-Version: 1.0
Content-Type: multipart/mixed; boundary="0-350571426-1246368210=:18995"
Mailing-List: contact gdb-patches-help@sourceware.org; run by ezmlm
Precedence: bulk
List-Id: <gdb-patches.sourceware.org>
List-Subscribe: <mailto:gdb-patches-subscribe@sourceware.org>
List-Archive: <http://sourceware.org/ml/gdb-patches/>
List-Post: <mailto:gdb-patches@sourceware.org>
List-Help: <mailto:gdb-patches-help@sourceware.org>, <http://sourceware.org/ml/#faqs>
Sender: gdb-patches-owner@sourceware.org
X-SW-Source: 2009-06/txt/msg00866.txt.bz2


--0-350571426-1246368210=:18995
Content-Type: text/plain; charset=iso-8859-1
Content-Transfer-Encoding: quoted-printable
Content-length: 33888

Hi,
Again I am sending the patch, with the test cases.
please do the needful
Regards,
Oza.

--- On Thu, 6/4/09, paawan oza <paawan1982@yahoo.com> wrote:

> From: paawan oza <paawan1982@yahoo.com>
> Subject: i386.record.floating.point.patch : with more testing and assurity
> To: gdb-patches@sourceware.org
> Cc: "Hui Zhu" <teawater@gmail.com>
> Date: Thursday, June 4, 2009, 8:20 PM
> Hi All,
>=20
> As suggested by Hui,=20
> I have come up with more detailed and granular test case
> for the patch which I had submitted last week.
>=20
> -> it does basic as well as advanced verification for
> the patch, details could be found in test_floats.c
> -> I have also tried to take coverage using gcov and the
> number is almost around 80-85% for that patch, which is nice
> to have.
> -> the patch works well with all the scenarios described
> in test_floats.c
>=20
> please find the patch and test_float.c attached, as well as
> part of email body also.=20
>=20
> PS : there os no change in patch, only improvement is it is
> tested throughly as much as posible.
>=20
> please provide your review comments.
>=20
> Regards,
> Oza.
>=20
>=20
> ****************************************************
> test_float.c
> ****************************************************
> #include <stdio.h>
> #include <math.h>
> #include <stdlib.h>
>=20
> /* the test intends to test following insns.=A0=20
> flds faddp fstps fstpl fldl fxch fabs fdivrp fmulp fsubrp
> fucomp fnstsw fsqrt
> fchs f2xm1 fyl2x fxtract fprem1 fld fdecstp fld1 fldl2t
> fldl2e FLDPI FLDLG2 FLDLN2
> FLDZ fincstp ffree fptan fpatan fincstp fsincos frndint
> fscale fsin fcos fcmovb
> fcmovbe fcmove fcmovu fcmovnb fcmovnbe fsave frstor fstsw=20
> */
>=20
> float no1,no2,no3,no4,no5,no6,no7;
> double x =3D 100.345, y =3D 25.7789;
> long double ldx =3D 88888888888888888888.88, ldy =3D
> 9999999999999999999.99;
> float result,resultd,resultld;=20
> float *float_memory;
>=20
> /* initialization of floats */
> void init_floats()
> {
> =A0 no1 =3D 10.45;
> =A0 no2 =3D 20.77;
> =A0 no3 =3D 156.89874646;
> =A0 no4 =3D 14.56;
> =A0 no5 =3D 11.11;
> =A0 no6 =3D 66.77;
> =A0 no7 =3D 88.88;
> =A0 float_memory =3D malloc(sizeof(float) * 4);
> =A0 *float_memory =3D 256.256;
> =A0 *(float_memory + 1) =3D 356.356;
> =A0 *(float_memory + 2) =3D 456.456;
> =A0 *(float_memory + 3) =3D 556.556;
> }
>=20
> /* marks FPU stack as empty */
> void empty_fpu_stack()
> {
> =A0 asm ("ffree %st(1) \n\t"
> =A0 =A0 =A0=A0=A0"ffree %st(2) \n\t"
> =A0 =A0 =A0=A0=A0"ffree %st(3) \n\t"
> =A0 =A0 =A0=A0=A0"ffree %st(4) \n\t"
> =A0 =A0 =A0=A0=A0"ffree %st(5) \n\t"
> =A0 =A0 =A0=A0=A0"ffree %st(6) \n\t"
> =A0 =A0 =A0=A0=A0"ffree %st(7)");
> }=A0=A0=A0
>=20
> /* tests floating point arithmatic */
> void test_arith_floats()
> {
> =A0 result =3D no1 + no2 + no3 + no4 + no5 + no6 + no7;
> =A0 printf("result is %f\n",result);
>=20
> =A0 result =3D fmodf(no2,no1);=20
> =A0 printf("result is %f\n",result);
>=20
> =A0 resultd =3D fmod(x,y);=20
> =A0 printf("result is %f\n",resultd);
>=20=20
> =A0 resultld =3D fmodl(ldy,ldy);=20
> =A0 printf("result is %f\n",resultld);
>=20
> =A0 result =3D fabsf(no1);=A0 =A0 =A0 =A0=20
> =A0 printf("result is %f\n",result);
>=20
> =A0 result =3D no3 / no4;
> =A0 printf("result is %f\n",result);
>=20
> =A0 result =3D no1 * no2 * no3 * no4;
> =A0 printf("result is %f\n",result);
>=20
> =A0 result =3D no1 - no2 - no3 - no4;
> =A0 printf("result is %f\n",result);
>=20
>=20
> =A0 asm ("fld %0" : :"m"(*float_memory));
> =A0 asm ("fchs");
> =A0=20
> =A0 /* test for f2xm1 */=A0=20
> =A0 asm ("fld %0" : :"m"(*float_memory));=20
> =A0 asm ("f2xm1");
>=20
> =A0 asm ("fyl2x");
>=20
> =A0 asm ("fld %0" : :"m"(*float_memory));=20
> =A0 asm ("fxtract");
>=20
> =A0 asm ("fld %0" : :"m"(*float_memory));=20
> =A0 asm ("fprem1");
>=20
> =A0 /* decrement fpu stack pointer only status register
> should get affected */
> =A0 asm ("fld %0" :
> :"m"(*float_memory));=A0=A0=A0
> =A0=20
> =A0 empty_fpu_stack();
> =A0=20
> =A0 asm ("fld1");
> =A0 asm ("fldl2t");
> =A0 asm ("fldl2e");
> =A0 asm ("fldpi");
> =A0 asm ("fldlg2");
> =A0 asm ("fldln2");
> =A0 asm ("fldz");
>=20
> =A0 empty_fpu_stack();
> =A0 /* finishing emptying the stack */
> =A0 =A0 =A0=20
> =A0 result =3D sqrt(no3);
> =A0 printf("result is %f\n",result);
> }
>=20
> void test_log_exp_floats()
> {
> =A0 result =3D log10(no3);
> =A0 printf("result is %f\n",result);
>=20
> =A0 result =3D log(no3);
> =A0 printf("result is %f\n",result);
>=20
> =A0 result =3D exp10(no3);
> =A0 printf("result is %f\n",result);
>=20
> =A0 result =3D exp(no3);
> =A0 printf("result is %f\n",result);
> }
>=20
> void test_trigo_floats()
> {
> =A0 result =3D sin(30);
> =A0 printf("result is %f\n",result);
>=20
> =A0 result =3D cos(30);
> =A0 printf("result is %f\n",result);
>=20
> =A0 result =3D tan(30);
> =A0 printf("result is %f\n",result);
>=20
> =A0 result =3D atan(30);
> =A0 printf("result is %f\n",result);
>=20
> =A0 asm ("fld %0" : :"m"(*float_memory));=20
> =A0 asm ("fptan");
>=20
> =A0 /* changes st1 and popping register stack */
> =A0 asm ("fpatan");=A0=20
>=20
> =A0 asm("fincstp");
> =A0 asm ("fld %0" : :"m"(float_memory));=20
> =A0 asm ("fsincos");
>=20
> =A0 asm ("fld %0" : :"m"(*float_memory));=20
> =A0 asm ("frndint");
>=20
> =A0 asm ("fld %0" : :"m"(*float_memory));
> =A0 asm ("fld %0" : :"m"(*(float_memory+1)));=A0=20
> =A0 asm ("fscale");
>=20
> =A0 empty_fpu_stack();
>=20
> =A0 asm ("fld %0" : :"m"(*float_memory));=20
> =A0 asm ("fsin");
> =A0 asm ("fcos");
>=20
> =A0 /* currently we assume condition likely and always
> record the registers=20
> =A0 code could be optimized only if the flag is set then
> record */
> =A0 asm ("fld %0" : :"m"(*float_memory));
> =A0 asm ("fld %0" : :"m"(*(float_memory+1)));=A0=20
> =A0 asm ("fcmovb %st(1), %st");
> =A0 asm ("fcmovbe %st(1), %st");
> =A0 asm ("fcmove %st(1), %st");
> =A0 asm ("fcmovu %st(1), %st");
> =A0 asm ("fcmovnb %st(1), %st");
> =A0 asm ("fcmovnbe %st(1), %st");
>=20
> =A0 empty_fpu_stack();
> =A0 /* finished emtyping the stack */
> }
>=20
> void test_compare_floats()
> {
> =A0 =A0 ldy =3D 88888888888888888888.88;
> =A0 =A0 if (ldx =3D=3D ldy)
> =A0 =A0 =A0 ldy =3D
> 7777777777777777777777777777.777;
> =A0 =A0 else
> =A0 =A0 =A0 ldy =3D
> 666666666666666666666666666.666;
> }
>=20
> /* test loading and saving of FPU environment */
> void test_fpu_env()
> {
> =A0 asm ("fsave %0" : "=3Dm"(*float_memory) : );
> =A0 asm ("frstor %0" : : "m"(*float_memory));
> =A0 asm ("fstsw %ax");=A0=20
> }
>=20
> int main()
> {
> =A0 =A0 init_floats();
> =A0 =A0 test_arith_floats();
> =A0 =A0 test_log_exp_floats();
> =A0 =A0 test_trigo_floats();
> =A0 =A0 test_compare_floats();
> =A0 =A0 test_fpu_env();
> }
>=20
> ******************************************************
> i386-record-floats.patch
> ******************************************************
>=20
> diff -urN gdb.orig/i386-tdep.c gdb.new/i386-tdep.c
> --- gdb.orig/i386-tdep.c=A0=A0=A0 2009-05-29
> 17:08:40.000000000 -0400
> +++ gdb.new/i386-tdep.c=A0=A0=A0 2009-06-01
> 20:02:23.000000000 -0400
> @@ -543,6 +543,9 @@
>  /* The maximum number of saved registers.=A0 This
> should include all
> =A0 =A0 registers mentioned above, and %eip.=A0
> */
>  #define I386_NUM_SAVED_REGS=A0=A0=A0
> I386_NUM_GREGS
> +#define I386_SAVE_FPU_REGS=A0=A0=A0
> =A0=A0=A0 0xFFFD
> +#define I386_SAVE_FPU_ENV=A0=A0=A0
> =A0=A0=A0 0xFFFE
> +#define I386_SAVE_FPU_ENV_REG_STACK=A0=A0=A0
> 0xFFFF
>=20=20
>  struct i386_frame_cache
>  {
> @@ -2985,6 +2988,54 @@
> =A0=A0=A0return 0;
>  }
>=20=20
> +/* Record the value of floating point registers which will
> be changed by the current instruction
> +=A0=A0=A0to "record_arch_list".
> +=A0=A0=A0return -1 if something is wrong.
> */=A0=20
> +
> +static int i386_record_floats(struct i386_record_s *ir,
> uint32_t iregnum)
> +{
> +=A0 int i;
> +
> +=A0 /* Oza : push/pop of fpu stack is going to happen=20
> +=A0 =A0=A0=A0currently we store st0-st7
> registers, but we need not store all registers all the
> time.
> +=A0 =A0=A0=A0using fstatus, we use 11-13 bits
> which gives us stack top and hence we optimize our storage.
> */
> +=A0 if (I386_SAVE_FPU_REGS =3D=3D iregnum)
> +=A0 =A0 {
> +=A0 =A0 =A0 for
> (i=3DI386_ST0_REGNUM;i<=3DI386_ST7_REGNUM;i++)
> +=A0 =A0 =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 if
> (record_arch_list_add_reg (ir->regcache,i))
> +=A0 =A0 =A0 =A0 =A0 =A0 return -1;=A0
> =A0=20
> +=A0 =A0 =A0 =A0 }
> +=A0 =A0 }
> +=A0 else if (I386_SAVE_FPU_ENV =3D=3D iregnum)
> +=A0 =A0 {
> +=A0 =A0 =A0 for
> (i=3DI386_FCTRL;i<=3DI386_FOP;i++)
> +=A0 =A0 =A0 {
> +=A0 =A0 =A0 =A0 if (record_arch_list_add_reg
> (ir->regcache,i))
> +=A0 =A0 =A0 =A0 =A0 return -1;=A0 =A0
>=20
> +=A0 =A0 =A0 }
> +=A0 =A0 }
> +=A0 else if (I386_SAVE_FPU_ENV_REG_STACK =3D=3D iregnum)
> +=A0 =A0 {
> +=A0 =A0 =A0 for
> (i=3DI386_ST0_REGNUM;i<=3DI386_FOP;i++)
> +=A0 =A0 =A0 {
> +=A0 =A0 =A0 =A0 if (record_arch_list_add_reg
> (ir->regcache,i))
> +=A0 =A0 =A0 =A0 =A0 return -1;=A0 =A0
>=20
> +=A0 =A0 =A0 }
> +=A0 =A0 }
> +=A0 else if (iregnum >=3D I386_ST0_REGNUM &&
> iregnum <=3D I386_FOP)
> +=A0 =A0 {
> +=A0 =A0 =A0 if (record_arch_list_add_reg
> (ir->regcache,iregnum))
> +=A0 =A0 =A0 =A0 return -1;
> +=A0 =A0 }
> +=A0 else
> +=A0 =A0 {
> +=A0 =A0 =A0 /* param Error */
> +=A0 =A0 =A0 return -1;
> +=A0 =A0 }=20
> +=A0 return 0;
> +}
> +
>  /* Parse the current instruction and record the values of
> the registers and
> =A0 =A0 memory that will be changed in current
> instruction to "record_arch_list".
> =A0 =A0 Return -1 if something wrong. */
> @@ -4035,7 +4086,6 @@
> =A0 =A0 =A0=A0=A0break;
>=20=20
> =A0 =A0 =A0=A0=A0/* floats */
> -=A0 =A0 =A0 /* It just record the memory change
> of instrcution. */
> =A0 =A0=A0=A0case 0xd8:
> =A0 =A0=A0=A0case 0xd9:
> =A0 =A0=A0=A0case 0xda:
> @@ -4056,39 +4106,49 @@
>  =A0=A0=A0 =A0 =A0 return -1;
>  =A0=A0=A0 =A0 switch (ir.reg)
>  =A0=A0=A0 =A0 =A0 {
> -=A0=A0=A0 =A0 =A0 case 0x00:
> -=A0=A0=A0 =A0 =A0 case 0x01:
>  =A0=A0=A0 =A0 =A0 case 0x02:
> -=A0=A0=A0 =A0 =A0 case 0x03:
> +=A0=A0=A0 =A0 =A0 case 0x12:
> +=A0=A0=A0 =A0 =A0 case 0x22:
> +=A0=A0=A0 =A0 =A0 case 0x32:
> +=A0=A0=A0 =A0 =A0 =A0 /* for FCOM, FICOM
> nothing to do */
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 break;
> +=A0 =A0 =A0 =A0 =A0 =A0 case 0x03:
> +=A0=A0=A0 =A0 =A0 case 0x13:
> +=A0=A0=A0 =A0 =A0 case 0x23:
> +=A0=A0=A0 =A0 =A0 case 0x33:
> +=A0 =A0=A0=A0 =A0 =A0 =A0 /* FCOMP,
> FICOMP pop FPU stack, store all */
> +=A0=A0=A0 =A0 =A0 =A0 if
> (i386_record_floats(&ir, I386_SAVE_FPU_REGS))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> return -1;
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 break;
> +=A0=A0=A0 =A0 =A0 case 0x00:
> +=A0 =A0 =A0=A0=A0=A0=A0=A0 =A0
> =A0 case 0x01:
>  =A0=A0=A0 =A0 =A0 case 0x04:
>  =A0=A0=A0 =A0 =A0 case 0x05:
>  =A0=A0=A0 =A0 =A0 case 0x06:
>  =A0=A0=A0 =A0 =A0 case 0x07:
>  =A0=A0=A0 =A0 =A0 case 0x10:
> -=A0=A0=A0 =A0 =A0 case 0x11:
> -=A0=A0=A0 =A0 =A0 case 0x12:
> -=A0=A0=A0 =A0 =A0 case 0x13:
> +=A0 =A0 =A0=A0=A0=A0=A0=A0 =A0
> =A0 case 0x11:
>  =A0=A0=A0 =A0 =A0 case 0x14:
>  =A0=A0=A0 =A0 =A0 case 0x15:
>  =A0=A0=A0 =A0 =A0 case 0x16:
>  =A0=A0=A0 =A0 =A0 case 0x17:
>  =A0=A0=A0 =A0 =A0 case 0x20:
>  =A0=A0=A0 =A0 =A0 case 0x21:
> -=A0=A0=A0 =A0 =A0 case 0x22:
> -=A0=A0=A0 =A0 =A0 case 0x23:
>  =A0=A0=A0 =A0 =A0 case 0x24:
>  =A0=A0=A0 =A0 =A0 case 0x25:
>  =A0=A0=A0 =A0 =A0 case 0x26:
>  =A0=A0=A0 =A0 =A0 case 0x27:
>  =A0=A0=A0 =A0 =A0 case 0x30:
>  =A0=A0=A0 =A0 =A0 case 0x31:
> -=A0=A0=A0 =A0 =A0 case 0x32:
> -=A0=A0=A0 =A0 =A0 case 0x33:
>  =A0=A0=A0 =A0 =A0 case 0x34:
>  =A0=A0=A0 =A0 =A0 case 0x35:
>  =A0=A0=A0 =A0 =A0 case 0x36:
>  =A0=A0=A0 =A0 =A0 case 0x37:
> -=A0=A0=A0 =A0 =A0 =A0 break;
> +=A0=A0=A0 =A0 =A0 =A0 /* FADD, FMUL,
> FSUB, FSUBR, FDIV, FDIVR, FIADD, FIMUL, FISUB, FISUBR,
> FIDIV, FIDIVR=A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0
> ModR/M.reg is an extension of code, always affects st(0)
> register */
> +=A0=A0=A0 =A0 =A0 =A0 if
> (i386_record_floats(&ir, I386_ST0_REGNUM))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> return -1;
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0
> break;=A0 =A0 =A0 =A0
> =A0=A0=A0=A0=A0=A0 =A0 =A0
> =A0=A0=A0 =A0 =A0=20
>  =A0=A0=A0 =A0 =A0 case 0x08:
>  =A0=A0=A0 =A0 =A0 case 0x0a:
>  =A0=A0=A0 =A0 =A0 case 0x0b:
> @@ -4096,6 +4156,7 @@
>  =A0=A0=A0 =A0 =A0 case 0x19:
>  =A0=A0=A0 =A0 =A0 case 0x1a:
>  =A0=A0=A0 =A0 =A0 case 0x1b:
> +=A0=A0=A0 =A0 =A0 case 0x1d:=20
>  =A0=A0=A0 =A0 =A0 case 0x28:
>  =A0=A0=A0 =A0 =A0 case 0x29:
>  =A0=A0=A0 =A0 =A0 case 0x2a:
> @@ -4103,11 +4164,16 @@
>  =A0=A0=A0 =A0 =A0 case 0x38:
>  =A0=A0=A0 =A0 =A0 case 0x39:
>  =A0=A0=A0 =A0 =A0 case 0x3a:
> -=A0=A0=A0 =A0 =A0 case 0x3b:
> +=A0=A0=A0 =A0 =A0 case
> 0x3b:=A0=A0=A0 =A0=A0=A0
> +=A0=A0=A0 =A0 =A0 case 0x3c:=20
> +=A0=A0=A0 =A0 =A0 case 0x3d:=20
>  =A0=A0=A0 =A0 =A0 =A0 switch (ir.reg
> & 7)
>  =A0=A0=A0 =A0=A0=A0 {
>  =A0=A0=A0 =A0=A0=A0 case 0:
> -=A0=A0=A0 =A0=A0=A0 =A0 break;
> +=A0=A0=A0 =A0=A0=A0 =A0 /* FLD, FILD
> */
> +=A0=A0=A0 =A0 =A0 =A0 =A0 =A0 if
> (i386_record_floats(&ir, I386_SAVE_FPU_REGS))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 return -1;=A0 =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 break;
>  =A0=A0=A0 =A0=A0=A0 case 1:
>  =A0=A0=A0 =A0=A0=A0 =A0 switch
> (ir.reg >> 4)
>  =A0=A0=A0 =A0=A0=A0 =A0 =A0 {
> @@ -4120,6 +4186,7 @@
>  =A0=A0=A0 =A0=A0=A0 =A0=A0=A0
> return -1;
>  =A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> break;
>  =A0=A0=A0 =A0=A0=A0 =A0 =A0 case
> 3:
> +=A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> break;
>  =A0=A0=A0 =A0=A0=A0 =A0 =A0
> default:
>  =A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> if (record_arch_list_add_mem (addr, 2))
>  =A0=A0=A0 =A0=A0=A0 =A0=A0=A0
> return -1;
> @@ -4130,15 +4197,42 @@
>  =A0=A0=A0 =A0=A0=A0 =A0 switch
> (ir.reg >> 4)
>  =A0=A0=A0 =A0=A0=A0 =A0 =A0 {
>  =A0=A0=A0 =A0=A0=A0 =A0 =A0 case
> 0:
> +=A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> if (record_arch_list_add_mem (addr, 4))
> +=A0=A0=A0 =A0=A0=A0 =A0=A0=A0
> return -1;
> +=A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> if (3 =3D=3D (ir.reg & 7))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 /* FSTP m32fp */
> +=A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> =A0 if (i386_record_floats(&ir, I386_SAVE_FPU_REGS))
> +=A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> =A0 =A0 return -1;=A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 =A0 =A0 =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 }=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 break;
>  =A0=A0=A0 =A0=A0=A0 =A0 =A0 case
> 1:
>  =A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> if (record_arch_list_add_mem (addr, 4))
>  =A0=A0=A0 =A0=A0=A0 =A0=A0=A0
> return -1;
> +=A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> if ((3 =3D=3D (ir.reg & 7)) || (5 =3D=3D (ir.reg & 7)) || (7
> =3D=3D (ir.reg & 7)))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 /* FSTP */
> +=A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> =A0 if (i386_record_floats(&ir, I386_SAVE_FPU_REGS))
> +=A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> =A0 =A0 return -1;=A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 =A0 =A0 =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 }=20
>  =A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> break;
>  =A0=A0=A0 =A0=A0=A0 =A0 =A0 case
> 2:
>  =A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> if (record_arch_list_add_mem (addr, 8))
>  =A0=A0=A0 =A0=A0=A0 =A0=A0=A0
> return -1;
> +=A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> if (3 =3D=3D (ir.reg & 7))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 /* FSTP m64fp */
> +=A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> =A0 if (i386_record_floats(&ir, I386_SAVE_FPU_REGS))
> +=A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> =A0 =A0 return -1;=A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 =A0 =A0 =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 }=20
>  =A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> break;
>  =A0=A0=A0 =A0=A0=A0 =A0 =A0 case
> 3:
> +=A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> if ((3 <=3D (ir.reg & 7)) && (6 <=3D (ir.reg
> & 7)))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 /* FISTP, FBLD, FILD, FBSTP */
> +=A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> =A0 if (i386_record_floats(&ir, I386_SAVE_FPU_REGS))
> +=A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> =A0 =A0 return -1;=A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 =A0 =A0 =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 }=A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0=20
>  =A0=A0=A0 =A0=A0=A0 =A0 =A0
> default:
>  =A0=A0=A0 =A0=A0=A0 =A0 =A0 =A0
> if (record_arch_list_add_mem (addr, 2))
>  =A0=A0=A0 =A0=A0=A0 =A0=A0=A0
> return -1;
> @@ -4147,54 +4241,71 @@
>  =A0=A0=A0 =A0=A0=A0 =A0 break;
>  =A0=A0=A0 =A0=A0=A0 }
>  =A0=A0=A0 =A0 =A0 =A0 break;
> -=A0=A0=A0 =A0 =A0 case 0x0c:
> -=A0=A0=A0 =A0 =A0 case 0x0d:
> -=A0=A0=A0 =A0 =A0 case 0x1d:
> -=A0=A0=A0 =A0 =A0 case 0x2c:
> -=A0=A0=A0 =A0 =A0 case 0x3c:
> -=A0=A0=A0 =A0 =A0 case 0x3d:
> -=A0=A0=A0 =A0 =A0 =A0 break;
> -=A0=A0=A0 =A0 =A0 case 0x0e:
> +=A0=A0=A0=A0=A0=A0 =A0 =A0 case
> 0x0c:
> +=A0=A0=A0 =A0 =A0 =A0 /* FLDENV */
> +=A0=A0=A0 =A0 =A0 =A0 if
> (i386_record_floats(&ir, I386_SAVE_FPU_ENV_REG_STACK))
> +=A0=A0=A0 =A0 =A0 =A0 =A0 return
> -1;=A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 break;
> +=A0=A0=A0 =A0 =A0 case 0x0d:=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 /* FLDCW
> */
> +=A0=A0=A0 =A0 =A0 =A0 if
> (i386_record_floats(&ir, I386_FCTRL))
> +=A0=A0=A0 =A0 =A0 =A0 =A0 return
> -1;=A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 break;
> +=A0=A0=A0 =A0 =A0 case 0x2c:=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 /*
> FRTSTOR */
> +=A0=A0=A0 =A0 =A0 =A0 if
> (i386_record_floats(&ir, I386_SAVE_FPU_ENV_REG_STACK))
> +=A0=A0=A0 =A0 =A0 =A0 =A0 return
> -1;=A0=20
> +=A0=A0=A0 =A0 =A0 =A0 break;=20
> +=A0=A0=A0 =A0 =A0 case 0x0e:=20
>  =A0=A0=A0 =A0 =A0 =A0 if (ir.dflag)
>  =A0=A0=A0 =A0=A0=A0 {
> -=A0=A0=A0 =A0=A0=A0 =A0 if
> (record_arch_list_add_mem (addr, 28))
> -=A0=A0=A0 =A0=A0=A0 =A0 =A0 return
> -1;
> +=A0=A0=A0 =A0=A0=A0 if
> (record_arch_list_add_mem (addr, 28))
> +=A0=A0=A0 =A0=A0=A0 =A0 return -1;
>  =A0=A0=A0 =A0=A0=A0 }
>  =A0=A0=A0 =A0 =A0 =A0 else
>  =A0=A0=A0 =A0=A0=A0 {
> -=A0=A0=A0 =A0=A0=A0 =A0 if
> (record_arch_list_add_mem (addr, 14))
> -=A0=A0=A0 =A0=A0=A0 =A0 =A0 return
> -1;
> +=A0=A0=A0 =A0=A0=A0 if
> (record_arch_list_add_mem (addr, 14))
> +=A0=A0=A0 =A0=A0=A0 =A0 return -1;
>  =A0=A0=A0 =A0=A0=A0 }
>  =A0=A0=A0 =A0 =A0 =A0 break;
> -=A0=A0=A0 =A0 =A0 case 0x0f:
> -=A0=A0=A0 =A0 =A0 case 0x2f:
> +=A0=A0=A0 =A0 =A0 case 0x0f:=A0=20
> +=A0=A0=A0 =A0 =A0 case 0x2f:=A0=20
>  =A0=A0=A0 =A0 =A0 =A0 if
> (record_arch_list_add_mem (addr, 2))
>  =A0=A0=A0 =A0=A0=A0 return -1;
>  =A0=A0=A0 =A0 =A0 =A0 break;
> -=A0=A0=A0 =A0 =A0 case 0x1f:
> -=A0=A0=A0 =A0 =A0 case 0x3e:
> +=A0=A0=A0 =A0 =A0 case 0x1f:=A0=20
> +=A0=A0=A0 =A0 =A0 case 0x3e:=A0=20
>  =A0=A0=A0 =A0 =A0 =A0 if
> (record_arch_list_add_mem (addr, 10))
>  =A0=A0=A0 =A0=A0=A0 return -1;
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 /* FSTP,
> FBSTP */
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 if
> (i386_record_floats(&ir, I386_SAVE_FPU_REGS))
> +=A0=A0=A0 =A0 =A0 =A0 =A0 return
> -1;=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0=20
>  =A0=A0=A0 =A0 =A0 =A0 break;
> -=A0=A0=A0 =A0 =A0 case 0x2e:
> +=A0=A0=A0 =A0 =A0 case 0x2e:=20
>  =A0=A0=A0 =A0 =A0 =A0 if (ir.dflag)
>  =A0=A0=A0 =A0=A0=A0 {
> -=A0=A0=A0 =A0=A0=A0 =A0 if
> (record_arch_list_add_mem (addr, 28))
> -=A0=A0=A0 =A0=A0=A0 =A0 =A0 return
> -1;
> -=A0=A0=A0 =A0=A0=A0 =A0 addr +=3D 28;
> +=A0=A0=A0 =A0=A0=A0 if
> (record_arch_list_add_mem (addr, 28))
> +=A0=A0=A0 =A0=A0=A0 =A0 return -1;
> +=A0=A0=A0 =A0=A0=A0 addr +=3D 28;
>  =A0=A0=A0 =A0=A0=A0 }
>  =A0=A0=A0 =A0 =A0 =A0 else
>  =A0=A0=A0 =A0=A0=A0 {
> -=A0=A0=A0 =A0=A0=A0 =A0 if
> (record_arch_list_add_mem (addr, 14))
> -=A0=A0=A0 =A0=A0=A0 =A0 =A0 return
> -1;
> -=A0=A0=A0 =A0=A0=A0 =A0 addr +=3D 14;
> +=A0=A0=A0 =A0=A0=A0 if
> (record_arch_list_add_mem (addr, 14))
> +=A0=A0=A0 =A0=A0=A0 =A0 return -1;
> +=A0=A0=A0 =A0=A0=A0 addr +=3D 14;
>  =A0=A0=A0 =A0=A0=A0 }
>  =A0=A0=A0 =A0 =A0 =A0 if
> (record_arch_list_add_mem (addr, 80))
>  =A0=A0=A0 =A0=A0=A0 return -1;
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 /* FSAVE
> */
> +=A0=A0=A0 =A0 =A0 =A0 if
> (i386_record_floats(&ir, I386_SAVE_FPU_ENV_REG_STACK))
> +=A0=A0=A0 =A0 =A0 =A0 =A0 return
> -1;=A0=A0=A0
>  =A0=A0=A0 =A0 =A0 =A0 break;
> -=A0=A0=A0 =A0 =A0 case 0x3f:
> +=A0=A0=A0 =A0 =A0 case 0x3f:=20
>  =A0=A0=A0 =A0 =A0 =A0 if
> (record_arch_list_add_mem (addr, 8))
>  =A0=A0=A0 =A0=A0=A0 return -1;
> +=A0=A0=A0 =A0=A0=A0 /* FISTP */
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 if
> (i386_record_floats(&ir, I386_SAVE_FPU_REGS))
> +=A0=A0=A0 =A0 =A0 =A0 =A0 return
> -1;=A0=A0=A0
>  =A0=A0=A0 =A0 =A0 =A0 break;
>  =A0=A0=A0 =A0 =A0 default:
>  =A0=A0=A0 =A0 =A0 =A0 ir.addr -=3D 2;
> @@ -4202,9 +4313,180 @@
>  =A0=A0=A0 =A0 =A0 =A0 goto no_support;
>  =A0=A0=A0 =A0 =A0 =A0 break;
>  =A0=A0=A0 =A0 =A0 }
> -=A0=A0=A0 }
> +=A0=A0=A0 }=A0=A0=A0
> +=A0 =A0 =A0 =A0 /* opcode is an extension of
> modR/M byte */=A0 =A0=A0=A0
> +=A0=A0=A0 else
> +=A0=A0=A0 {=20
> +=A0 =A0 =A0 =A0 =A0 switch (opcode)
> +=A0 =A0 =A0 =A0 =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 case 0xd8:
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 if
> (i386_record_floats(&ir, I386_ST0_REGNUM))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> return -1;=A0=A0=A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 break;
> +=A0 =A0 =A0 =A0 =A0 =A0 case 0xd9:=A0
> =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 if (0x0c
> =3D=3D (ir.modrm >> 4))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 if ((ir.modrm & 0x0f) <=3D 7)
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 if (i386_record_floats(&ir,
> I386_SAVE_FPU_REGS))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 return -1;=A0=A0=A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 }
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 else
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 if (i386_record_floats(&ir,
> I386_ST0_REGNUM))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 return -1;=A0=A0=A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 /* if only st(0) is changing, then we have
> already recorded */
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 if ((ir.modrm & 0x0f) - 0x08)
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 if (i386_record_floats(&ir,
> I386_ST0_REGNUM + ((ir.modrm & 0x0f) - 0x08)))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 return -1;=A0=A0=A0
> =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 }=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 }=A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 }
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 else
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> switch(ir.modrm)
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xe0:
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xe1:
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xf0:
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xf5:
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xf8:
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xfa:
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xfc:
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xfe:
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xff:
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 if (i386_record_floats(&ir,
> I386_ST0_REGNUM))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 return -1;
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 break;=A0 =A0 =A0 =A0
> =A0=A0=A0
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xf1:=A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xf2:=A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xf3:=A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xf4:
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xf6:=A0 =A0 =A0 =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xf7:=A0 =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xe8:=A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xe9:=A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xea:=A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xeb:
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xec:=A0 =A0 =A0 =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xed:=A0 =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xee:=A0=A0=A0
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xf9:=A0 =A0=A0=A0
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xfb:
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 if (i386_record_floats(&ir,
> I386_SAVE_FPU_REGS))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 return -1;=A0=A0=A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 break;
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 case 0xfd:=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 if (i386_record_floats(&ir,
> I386_ST0_REGNUM))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 return -1;
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 if (i386_record_floats(&ir,
> I386_ST1_REGNUM))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 return -1;
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 break;
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 }=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 }
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 break;
> +=A0 =A0 =A0 =A0 =A0 =A0 case 0xda:
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 if (0xe9
> =3D=3D ir.modrm)
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 {
> +=A0=A0=A0 =A0=A0=A0 if
> (i386_record_floats(&ir, I386_SAVE_FPU_REGS))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 return -1;=A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 }
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 else if
> ((0x0c =3D=3D ir.modrm >> 4) || (0x0d =3D=3D ir.modrm >>
> 4))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 if
> (i386_record_floats(&ir, I386_ST0_REGNUM))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 return -1;=A0=A0=A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 if
> (((ir.modrm & 0x0f) > 0) && ((ir.modrm &
> 0x0f) <=3D 7))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 if (i386_record_floats(&ir, I386_ST0_REGNUM +
> (ir.modrm & 0x0f)))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 return -1;=A0=A0=A0 =A0 =A0
> =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 }
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> else if ((ir.modrm & 0x0f) - 0x08)
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 {
> +=A0=A0=A0 =A0=A0=A0 =A0 if
> (i386_record_floats(&ir, I386_ST0_REGNUM + ((ir.modrm
> & 0x0f) - 0x08)))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 return -1;
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 }
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> }=A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 break;=20
> +=A0 =A0 =A0 =A0 =A0 =A0 case 0xdb:
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 if (0xe3
> =3D=3D ir.modrm)
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 {
> +=A0=A0=A0 =A0=A0=A0 if
> (i386_record_floats(&ir, I386_SAVE_FPU_ENV))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 return -1;=A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 }
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 else if
> ((0x0c =3D=3D ir.modrm >> 4) || (0x0d =3D=3D ir.modrm >>
> 4))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 if
> (i386_record_floats(&ir, I386_ST0_REGNUM))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 return -1;=A0=A0=A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 if
> (((ir.modrm & 0x0f) > 0) && ((ir.modrm &
> 0x0f) <=3D 7))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 if (i386_record_floats(&ir, I386_ST0_REGNUM +
> (ir.modrm & 0x0f)))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 return -1;=A0=A0=A0 =A0 =A0
> =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 }
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> else if ((ir.modrm & 0x0f) - 0x08)
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 {
> +=A0=A0=A0 =A0=A0=A0 =A0 if
> (i386_record_floats(&ir, I386_ST0_REGNUM + ((ir.modrm
> & 0x0f) - 0x08)))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 return -1;
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 }
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> }=A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 break;
> +=A0 =A0 =A0 =A0 =A0 =A0 case 0xdc:
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 if ((0x0c
> =3D=3D ir.modrm >> 4) || (0x0d =3D=3D ir.modrm >> 4) ||
> (0x0f =3D=3D ir.modrm >> 4))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 if
> ((ir.modrm & 0x0f) <=3D 7)
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 if (i386_record_floats(&ir, I386_ST0_REGNUM +
> (ir.modrm & 0x0f)))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 return -1;=A0=A0=A0 =A0 =A0
> =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 }
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> else
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 {
> +=A0=A0=A0 =A0=A0=A0 =A0 if
> (i386_record_floats(&ir, I386_ST0_REGNUM + ((ir.modrm
> & 0x0f) - 0x08)))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 return -1;
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 }
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> }=A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0
> =A0=A0=A0break;
> +=A0 =A0 =A0 =A0 =A0 =A0 case 0xdd:=A0
> =A0 =A0 =A0 =A0 =A0=A0=A0
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 if (0x0c
> =3D=3D ir.modrm >> 4)
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 if (i386_record_floats(&ir,I386_FTAG))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 return -1;
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 }
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 else if
> ((0x0d =3D=3D ir.modrm >> 4) || (0x0e =3D=3D ir.modrm >>
> 4))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 {
>=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 if ((ir.modrm & 0x0f) <=3D 7)
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 if (i386_record_floats(&ir,
> I386_ST0_REGNUM + (ir.modrm & 0x0f)))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 return
> -1;=A0=A0=A0=A0=A0
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 }
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 else
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 if (i386_record_floats(&ir,
> I386_SAVE_FPU_REGS))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0 return -1;
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 }
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> }=A0 =A0 =A0 =A0 =A0 =A0=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 break;
> +=A0 =A0 =A0 =A0 =A0 =A0 case 0xde:
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 if ((0x0c
> =3D=3D ir.modrm >> 4) || (0x0e =3D=3D ir.modrm >> 4) ||
> (0x0f =3D=3D ir.modrm >> 4) || (0xd9 =3D=3D ir.modrm))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> {=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0=A0=A0
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 if (i386_record_floats(&ir, I386_SAVE_FPU_REGS))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 return -1;=A0=A0=A0=A0=A0
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> }=A0=A0=A0
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 break;
> +=A0 =A0 =A0 =A0 =A0 =A0 case 0xdf:
> +=A0=A0=A0 =A0 =A0 =A0 if (0xe0 =3D=3D
> ir.modrm)
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 {
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 if (record_arch_list_add_reg (ir.regcache,
> I386_EAX_REGNUM))
> +=A0=A0=A0 =A0=A0=A0=A0=A0=A0
> =A0 =A0 return -1;
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 }
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 else if
> ((0x0f =3D=3D ir.modrm >> 4) || (0x0e =3D=3D ir.modrm >>
> 4))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 {
>=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 if (i386_record_floats(&ir, I386_SAVE_FPU_REGS))
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0
> =A0 =A0 return -1;
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 }
>=20
> +=A0 =A0 =A0 =A0 =A0 =A0 =A0 break;
> +=A0 =A0 =A0 =A0 =A0 =A0 }
> =A0=A0=A0 =A0=20
> +=A0 =A0 =A0 =A0 }=A0 =A0 =A0
> =A0=A0=A0
> =A0 =A0 =A0=A0=A0break;
> -
> =A0 =A0 =A0=A0=A0/* string ops */
> =A0 =A0 =A0=A0=A0/* movsS */
> =A0 =A0=A0=A0case 0xa4:
> @@ -4623,10 +4905,17 @@
> =A0 =A0 =A0=A0=A0/* fwait */
> =A0 =A0 =A0=A0=A0/* XXX */
> =A0 =A0=A0=A0case 0x9b:
> -=A0 =A0 =A0 printf_unfiltered (_("Process record
> doesn't support instruction "
> -=A0=A0=A0 =A0=A0=A0 =A0=A0=A0
> =A0=A0=A0"fwait.\n"));
> -=A0 =A0 =A0 ir.addr -=3D 1;
> -=A0 =A0 =A0 goto no_support;
> +=A0 =A0 =A0 if (target_read_memory (ir.addr,
> &tmpu8, 1))
> +=A0=A0=A0 {
> +=A0=A0=A0 =A0 if (record_debug)
> +=A0=A0=A0 =A0 =A0 printf_unfiltered
> (_("Process record: error reading memory at "
> +=A0=A0=A0 =A0=A0=A0 =A0=A0=A0
> =A0=A0=A0=A0=A0"addr 0x%s len =3D 1.\n"),
> +=A0=A0=A0 =A0=A0=A0 =A0=A0=A0
> =A0 =A0 =A0=A0=A0paddr_nz (ir.addr));
> +=A0=A0=A0 =A0 return -1;
> +=A0=A0=A0 }
> +=A0 =A0 =A0 opcode =3D (uint32_t) tmpu8;
> +=A0 =A0 =A0 ir.addr++;
> +=A0 =A0 =A0 goto reswitch;=A0
> =A0=A0=A0
> =A0 =A0 =A0=A0=A0break;
>=20=20
> =A0 =A0 =A0=A0=A0/* int3 */
> diff -urN gdb.orig/i386-tdep.h gdb.new/i386-tdep.h
> --- gdb.orig/i386-tdep.h=A0=A0=A0 2009-05-17
> 17:56:44.000000000 -0400
> +++ gdb.new/i386-tdep.h=A0=A0=A0 2009-05-31
> 16:33:14.000000000 -0400
> @@ -145,7 +145,22 @@
> =A0=A0=A0I386_ES_REGNUM,=A0=A0=A0
> =A0=A0=A0 /* %es */
> =A0=A0=A0I386_FS_REGNUM,=A0=A0=A0
> =A0=A0=A0 /* %fs */
> =A0=A0=A0I386_GS_REGNUM,=A0=A0=A0
> =A0=A0=A0 /* %gs */
> -=A0 I386_ST0_REGNUM=A0=A0=A0
> =A0=A0=A0 /* %st(0) */
> +=A0 I386_ST0_REGNUM,=A0=A0=A0
> =A0=A0=A0 /* %st(0) */
> +=A0 I386_ST1_REGNUM,=A0=A0=A0
> =A0=A0=A0 /* %st(1) */
> +=A0 I386_ST2_REGNUM,=A0=A0=A0
> =A0=A0=A0 /* %st(2) */
> +=A0 I386_ST3_REGNUM,=A0=A0=A0
> =A0=A0=A0 /* %st(3) */
> +=A0 I386_ST4_REGNUM,=A0=A0=A0
> =A0=A0=A0 /* %st(4) */
> +=A0 I386_ST5_REGNUM,=A0=A0=A0
> =A0=A0=A0 /* %st(5) */
> +=A0 I386_ST6_REGNUM,=A0=A0=A0
> =A0=A0=A0 /* %st(6) */
> +=A0 I386_ST7_REGNUM,=A0=A0=A0
> =A0=A0=A0 /* %st(7) */
> +=A0 I386_FCTRL,=A0=A0=A0 =A0=A0=A0
> =A0=A0=A0 /* floating point env regs : FCTRL-FOP
> */=A0=A0=A0=20
> +=A0 I386_FSTAT,=A0 =A0 =A0 =A0 =A0
> =A0 =A0 =A0 =A0=A0=A0
> +=A0 I386_FTAG,=A0=A0=A0 =A0=A0=A0
> =A0=A0=A0=20
> +=A0 I386_FISEG,
> +=A0 I386_FIOFF,
> +=A0 I386_FOSEG,
> +=A0 I386_FOOFF,
> +=A0 I386_FOP
>  };
>=20=20
>  #define I386_NUM_GREGS=A0=A0=A0 16
>=20
>=20
>=20
> =A0 =A0 =A0=20


=20=20=20=20=20=20=

--0-350571426-1246368210=:18995
Content-Type: text/x-patch; name="i386-record-floats.patch"
Content-Transfer-Encoding: base64
Content-Disposition: attachment; filename="i386-record-floats.patch"
Content-length: 21899

ZGlmZiAtdXJOIGdkYi5vcmlnL2kzODYtdGRlcC5jIGdkYi5uZXcvaTM4Ni10
ZGVwLmMKLS0tIGdkYi5vcmlnL2kzODYtdGRlcC5jCTIwMDktMDUtMjkgMTc6
MDg6NDAuMDAwMDAwMDAwIC0wNDAwCisrKyBnZGIubmV3L2kzODYtdGRlcC5j
CTIwMDktMDYtMDEgMjA6MDI6MjMuMDAwMDAwMDAwIC0wNDAwCkBAIC01NDMs
NiArNTQzLDkgQEAKIC8qIFRoZSBtYXhpbXVtIG51bWJlciBvZiBzYXZlZCBy
ZWdpc3RlcnMuICBUaGlzIHNob3VsZCBpbmNsdWRlIGFsbAogICAgcmVnaXN0
ZXJzIG1lbnRpb25lZCBhYm92ZSwgYW5kICVlaXAuICAqLwogI2RlZmluZSBJ
Mzg2X05VTV9TQVZFRF9SRUdTCUkzODZfTlVNX0dSRUdTCisjZGVmaW5lIEkz
ODZfU0FWRV9GUFVfUkVHUwkJMHhGRkZECisjZGVmaW5lIEkzODZfU0FWRV9G
UFVfRU5WCQkweEZGRkUKKyNkZWZpbmUgSTM4Nl9TQVZFX0ZQVV9FTlZfUkVH
X1NUQUNLCTB4RkZGRgogCiBzdHJ1Y3QgaTM4Nl9mcmFtZV9jYWNoZQogewpA
QCAtMjk4NSw2ICsyOTg4LDU0IEBACiAgIHJldHVybiAwOwogfQogCisvKiBS
ZWNvcmQgdGhlIHZhbHVlIG9mIGZsb2F0aW5nIHBvaW50IHJlZ2lzdGVycyB3
aGljaCB3aWxsIGJlIGNoYW5nZWQgYnkgdGhlIGN1cnJlbnQgaW5zdHJ1Y3Rp
b24KKyAgIHRvICJyZWNvcmRfYXJjaF9saXN0Ii4KKyAgIHJldHVybiAtMSBp
ZiBzb21ldGhpbmcgaXMgd3JvbmcuICovICAKKworc3RhdGljIGludCBpMzg2
X3JlY29yZF9mbG9hdHMoc3RydWN0IGkzODZfcmVjb3JkX3MgKmlyLCB1aW50
MzJfdCBpcmVnbnVtKQoreworICBpbnQgaTsKKworICAvKiBPemEgOiBwdXNo
L3BvcCBvZiBmcHUgc3RhY2sgaXMgZ29pbmcgdG8gaGFwcGVuIAorICAgICBj
dXJyZW50bHkgd2Ugc3RvcmUgc3QwLXN0NyByZWdpc3RlcnMsIGJ1dCB3ZSBu
ZWVkIG5vdCBzdG9yZSBhbGwgcmVnaXN0ZXJzIGFsbCB0aGUgdGltZS4KKyAg
ICAgdXNpbmcgZnN0YXR1cywgd2UgdXNlIDExLTEzIGJpdHMgd2hpY2ggZ2l2
ZXMgdXMgc3RhY2sgdG9wIGFuZCBoZW5jZSB3ZSBvcHRpbWl6ZSBvdXIgc3Rv
cmFnZS4gKi8KKyAgaWYgKEkzODZfU0FWRV9GUFVfUkVHUyA9PSBpcmVnbnVt
KQorICAgIHsKKyAgICAgIGZvciAoaT1JMzg2X1NUMF9SRUdOVU07aTw9STM4
Nl9TVDdfUkVHTlVNO2krKykKKyAgICAgICAgeworICAgICAgICAgIGlmIChy
ZWNvcmRfYXJjaF9saXN0X2FkZF9yZWcgKGlyLT5yZWdjYWNoZSxpKSkKKyAg
ICAgICAgICAgIHJldHVybiAtMTsgICAgCisgICAgICAgIH0KKyAgICB9Cisg
IGVsc2UgaWYgKEkzODZfU0FWRV9GUFVfRU5WID09IGlyZWdudW0pCisgICAg
eworICAgICAgZm9yIChpPUkzODZfRkNUUkw7aTw9STM4Nl9GT1A7aSsrKQor
ICAgICAgeworICAgICAgICBpZiAocmVjb3JkX2FyY2hfbGlzdF9hZGRfcmVn
IChpci0+cmVnY2FjaGUsaSkpCisgICAgICAgICAgcmV0dXJuIC0xOyAgICAK
KyAgICAgIH0KKyAgICB9CisgIGVsc2UgaWYgKEkzODZfU0FWRV9GUFVfRU5W
X1JFR19TVEFDSyA9PSBpcmVnbnVtKQorICAgIHsKKyAgICAgIGZvciAoaT1J
Mzg2X1NUMF9SRUdOVU07aTw9STM4Nl9GT1A7aSsrKQorICAgICAgeworICAg
ICAgICBpZiAocmVjb3JkX2FyY2hfbGlzdF9hZGRfcmVnIChpci0+cmVnY2Fj
aGUsaSkpCisgICAgICAgICAgcmV0dXJuIC0xOyAgICAKKyAgICAgIH0KKyAg
ICB9CisgIGVsc2UgaWYgKGlyZWdudW0gPj0gSTM4Nl9TVDBfUkVHTlVNICYm
IGlyZWdudW0gPD0gSTM4Nl9GT1ApCisgICAgeworICAgICAgaWYgKHJlY29y
ZF9hcmNoX2xpc3RfYWRkX3JlZyAoaXItPnJlZ2NhY2hlLGlyZWdudW0pKQor
ICAgICAgICByZXR1cm4gLTE7CisgICAgfQorICBlbHNlCisgICAgeworICAg
ICAgLyogcGFyYW0gRXJyb3IgKi8KKyAgICAgIHJldHVybiAtMTsKKyAgICB9
IAorICByZXR1cm4gMDsKK30KKwogLyogUGFyc2UgdGhlIGN1cnJlbnQgaW5z
dHJ1Y3Rpb24gYW5kIHJlY29yZCB0aGUgdmFsdWVzIG9mIHRoZSByZWdpc3Rl
cnMgYW5kCiAgICBtZW1vcnkgdGhhdCB3aWxsIGJlIGNoYW5nZWQgaW4gY3Vy
cmVudCBpbnN0cnVjdGlvbiB0byAicmVjb3JkX2FyY2hfbGlzdCIuCiAgICBS
ZXR1cm4gLTEgaWYgc29tZXRoaW5nIHdyb25nLiAqLwpAQCAtNDAzNSw3ICs0
MDg2LDYgQEAKICAgICAgIGJyZWFrOwogCiAgICAgICAvKiBmbG9hdHMgKi8K
LSAgICAgIC8qIEl0IGp1c3QgcmVjb3JkIHRoZSBtZW1vcnkgY2hhbmdlIG9m
IGluc3RyY3V0aW9uLiAqLwogICAgIGNhc2UgMHhkODoKICAgICBjYXNlIDB4
ZDk6CiAgICAgY2FzZSAweGRhOgpAQCAtNDA1NiwzOSArNDEwNiw0OSBAQAog
CSAgICByZXR1cm4gLTE7CiAJICBzd2l0Y2ggKGlyLnJlZykKIAkgICAgewot
CSAgICBjYXNlIDB4MDA6Ci0JICAgIGNhc2UgMHgwMToKIAkgICAgY2FzZSAw
eDAyOgotCSAgICBjYXNlIDB4MDM6CisJICAgIGNhc2UgMHgxMjoKKwkgICAg
Y2FzZSAweDIyOgorCSAgICBjYXNlIDB4MzI6CisJICAgICAgLyogZm9yIEZD
T00sIEZJQ09NIG5vdGhpbmcgdG8gZG8gKi8KKyAgICAgICAgICAgICAgYnJl
YWs7CisgICAgICAgICAgICBjYXNlIDB4MDM6CisJICAgIGNhc2UgMHgxMzoK
KwkgICAgY2FzZSAweDIzOgorCSAgICBjYXNlIDB4MzM6CisgIAkgICAgICAv
KiBGQ09NUCwgRklDT01QIHBvcCBGUFUgc3RhY2ssIHN0b3JlIGFsbCAqLwor
CSAgICAgIGlmIChpMzg2X3JlY29yZF9mbG9hdHMoJmlyLCBJMzg2X1NBVkVf
RlBVX1JFR1MpKQorICAgICAgICAgICAgICAgIHJldHVybiAtMTsKKyAgICAg
ICAgICAgICAgYnJlYWs7CisJICAgIGNhc2UgMHgwMDoKKyAgICAgICAJICAg
IGNhc2UgMHgwMToKIAkgICAgY2FzZSAweDA0OgogCSAgICBjYXNlIDB4MDU6
CiAJICAgIGNhc2UgMHgwNjoKIAkgICAgY2FzZSAweDA3OgogCSAgICBjYXNl
IDB4MTA6Ci0JICAgIGNhc2UgMHgxMToKLQkgICAgY2FzZSAweDEyOgotCSAg
ICBjYXNlIDB4MTM6CisgICAgICAgCSAgICBjYXNlIDB4MTE6CiAJICAgIGNh
c2UgMHgxNDoKIAkgICAgY2FzZSAweDE1OgogCSAgICBjYXNlIDB4MTY6CiAJ
ICAgIGNhc2UgMHgxNzoKIAkgICAgY2FzZSAweDIwOgogCSAgICBjYXNlIDB4
MjE6Ci0JICAgIGNhc2UgMHgyMjoKLQkgICAgY2FzZSAweDIzOgogCSAgICBj
YXNlIDB4MjQ6CiAJICAgIGNhc2UgMHgyNToKIAkgICAgY2FzZSAweDI2Ogog
CSAgICBjYXNlIDB4Mjc6CiAJICAgIGNhc2UgMHgzMDoKIAkgICAgY2FzZSAw
eDMxOgotCSAgICBjYXNlIDB4MzI6Ci0JICAgIGNhc2UgMHgzMzoKIAkgICAg
Y2FzZSAweDM0OgogCSAgICBjYXNlIDB4MzU6CiAJICAgIGNhc2UgMHgzNjoK
IAkgICAgY2FzZSAweDM3OgotCSAgICAgIGJyZWFrOworCSAgICAgIC8qIEZB
REQsIEZNVUwsIEZTVUIsIEZTVUJSLCBGRElWLCBGRElWUiwgRklBREQsIEZJ
TVVMLCBGSVNVQiwgRklTVUJSLCBGSURJViwgRklESVZSICAKKyAgICAgICAg
ICAgICAgTW9kUi9NLnJlZyBpcyBhbiBleHRlbnNpb24gb2YgY29kZSwgYWx3
YXlzIGFmZmVjdHMgc3QoMCkgcmVnaXN0ZXIgKi8KKwkgICAgICBpZiAoaTM4
Nl9yZWNvcmRfZmxvYXRzKCZpciwgSTM4Nl9TVDBfUkVHTlVNKSkKKyAgICAg
ICAgICAgICAgICByZXR1cm4gLTE7CisgICAgICAgICAgICAgIGJyZWFrOyAg
ICAgICAgICAgCSAgICAJICAgIAogCSAgICBjYXNlIDB4MDg6CiAJICAgIGNh
c2UgMHgwYToKIAkgICAgY2FzZSAweDBiOgpAQCAtNDA5Niw2ICs0MTU2LDcg
QEAKIAkgICAgY2FzZSAweDE5OgogCSAgICBjYXNlIDB4MWE6CiAJICAgIGNh
c2UgMHgxYjoKKwkgICAgY2FzZSAweDFkOiAKIAkgICAgY2FzZSAweDI4Ogog
CSAgICBjYXNlIDB4Mjk6CiAJICAgIGNhc2UgMHgyYToKQEAgLTQxMDMsMTEg
KzQxNjQsMTYgQEAKIAkgICAgY2FzZSAweDM4OgogCSAgICBjYXNlIDB4Mzk6
CiAJICAgIGNhc2UgMHgzYToKLQkgICAgY2FzZSAweDNiOgorCSAgICBjYXNl
IDB4M2I6CSAgIAorCSAgICBjYXNlIDB4M2M6IAorCSAgICBjYXNlIDB4M2Q6
IAogCSAgICAgIHN3aXRjaCAoaXIucmVnICYgNykKIAkJewogCQljYXNlIDA6
Ci0JCSAgYnJlYWs7CisJCSAgLyogRkxELCBGSUxEICovCisJICAgICAgICAg
IGlmIChpMzg2X3JlY29yZF9mbG9hdHMoJmlyLCBJMzg2X1NBVkVfRlBVX1JF
R1MpKQorICAgICAgICAgICAgICAgICAgICByZXR1cm4gLTE7ICAgIAorICAg
ICAgICAgICAgICAgICAgYnJlYWs7CiAJCWNhc2UgMToKIAkJICBzd2l0Y2gg
KGlyLnJlZyA+PiA0KQogCQkgICAgewpAQCAtNDEyMCw2ICs0MTg2LDcgQEAK
IAkJCXJldHVybiAtMTsKIAkJICAgICAgYnJlYWs7CiAJCSAgICBjYXNlIDM6
CisJCSAgICAgIGJyZWFrOwogCQkgICAgZGVmYXVsdDoKIAkJICAgICAgaWYg
KHJlY29yZF9hcmNoX2xpc3RfYWRkX21lbSAoYWRkciwgMikpCiAJCQlyZXR1
cm4gLTE7CkBAIC00MTMwLDE1ICs0MTk3LDQyIEBACiAJCSAgc3dpdGNoIChp
ci5yZWcgPj4gNCkKIAkJICAgIHsKIAkJICAgIGNhc2UgMDoKKwkJICAgICAg
aWYgKHJlY29yZF9hcmNoX2xpc3RfYWRkX21lbSAoYWRkciwgNCkpCisJCQly
ZXR1cm4gLTE7CisJCSAgICAgIGlmICgzID09IChpci5yZWcgJiA3KSkKKyAg
ICAgICAgICAgICAgICAgICAgICAgIHsKKyAgICAgICAgICAgICAgICAgICAg
ICAgIC8qIEZTVFAgbTMyZnAgKi8KKwkJICAgICAgICBpZiAoaTM4Nl9yZWNv
cmRfZmxvYXRzKCZpciwgSTM4Nl9TQVZFX0ZQVV9SRUdTKSkKKwkJICAgICAg
ICAgIHJldHVybiAtMTsgICAgICAgICAgICAgICAgICAgICAgICAKKyAgICAg
ICAgICAgICAgICAgICAgICAgIH0gCisgICAgICAgICAgICAgICAgICAgICAg
YnJlYWs7CiAJCSAgICBjYXNlIDE6CiAJCSAgICAgIGlmIChyZWNvcmRfYXJj
aF9saXN0X2FkZF9tZW0gKGFkZHIsIDQpKQogCQkJcmV0dXJuIC0xOworCQkg
ICAgICBpZiAoKDMgPT0gKGlyLnJlZyAmIDcpKSB8fCAoNSA9PSAoaXIucmVn
ICYgNykpIHx8ICg3ID09IChpci5yZWcgJiA3KSkpCisgICAgICAgICAgICAg
ICAgICAgICAgICB7CisgICAgICAgICAgICAgICAgICAgICAgICAvKiBGU1RQ
ICovCisJCSAgICAgICAgaWYgKGkzODZfcmVjb3JkX2Zsb2F0cygmaXIsIEkz
ODZfU0FWRV9GUFVfUkVHUykpCisJCSAgICAgICAgICByZXR1cm4gLTE7ICAg
ICAgICAgICAgICAgICAgICAgICAgCisgICAgICAgICAgICAgICAgICAgICAg
ICB9IAogCQkgICAgICBicmVhazsKIAkJICAgIGNhc2UgMjoKIAkJICAgICAg
aWYgKHJlY29yZF9hcmNoX2xpc3RfYWRkX21lbSAoYWRkciwgOCkpCiAJCQly
ZXR1cm4gLTE7CisJCSAgICAgIGlmICgzID09IChpci5yZWcgJiA3KSkKKyAg
ICAgICAgICAgICAgICAgICAgICAgIHsKKyAgICAgICAgICAgICAgICAgICAg
ICAgIC8qIEZTVFAgbTY0ZnAgKi8KKwkJICAgICAgICBpZiAoaTM4Nl9yZWNv
cmRfZmxvYXRzKCZpciwgSTM4Nl9TQVZFX0ZQVV9SRUdTKSkKKwkJICAgICAg
ICAgIHJldHVybiAtMTsgICAgICAgICAgICAgICAgICAgICAgICAKKyAgICAg
ICAgICAgICAgICAgICAgICAgIH0gCiAJCSAgICAgIGJyZWFrOwogCQkgICAg
Y2FzZSAzOgorCQkgICAgICBpZiAoKDMgPD0gKGlyLnJlZyAmIDcpKSAmJiAo
NiA8PSAoaXIucmVnICYgNykpKQorICAgICAgICAgICAgICAgICAgICAgICAg
eworICAgICAgICAgICAgICAgICAgICAgICAgLyogRklTVFAsIEZCTEQsIEZJ
TEQsIEZCU1RQICovCisJCSAgICAgICAgaWYgKGkzODZfcmVjb3JkX2Zsb2F0
cygmaXIsIEkzODZfU0FWRV9GUFVfUkVHUykpCisJCSAgICAgICAgICByZXR1
cm4gLTE7ICAgICAgICAgICAgICAgICAgICAgICAgCisgICAgICAgICAgICAg
ICAgICAgICAgICB9ICAgICAgICAgICAgICAgICAgICAgICAgCiAJCSAgICBk
ZWZhdWx0OgogCQkgICAgICBpZiAocmVjb3JkX2FyY2hfbGlzdF9hZGRfbWVt
IChhZGRyLCAyKSkKIAkJCXJldHVybiAtMTsKQEAgLTQxNDcsNTQgKzQyNDEs
NzEgQEAKIAkJICBicmVhazsKIAkJfQogCSAgICAgIGJyZWFrOwotCSAgICBj
YXNlIDB4MGM6Ci0JICAgIGNhc2UgMHgwZDoKLQkgICAgY2FzZSAweDFkOgot
CSAgICBjYXNlIDB4MmM6Ci0JICAgIGNhc2UgMHgzYzoKLQkgICAgY2FzZSAw
eDNkOgotCSAgICAgIGJyZWFrOwotCSAgICBjYXNlIDB4MGU6CisgICAJICAg
IGNhc2UgMHgwYzoKKwkgICAgICAvKiBGTERFTlYgKi8KKwkgICAgICBpZiAo
aTM4Nl9yZWNvcmRfZmxvYXRzKCZpciwgSTM4Nl9TQVZFX0ZQVV9FTlZfUkVH
X1NUQUNLKSkKKwkgICAgICAgIHJldHVybiAtMTsgIAorICAgICAgICAgICAg
ICBicmVhazsKKwkgICAgY2FzZSAweDBkOiAKKyAgICAgICAgICAgICAgLyog
RkxEQ1cgKi8KKwkgICAgICBpZiAoaTM4Nl9yZWNvcmRfZmxvYXRzKCZpciwg
STM4Nl9GQ1RSTCkpCisJICAgICAgICByZXR1cm4gLTE7ICAKKyAgICAgICAg
ICAgICAgYnJlYWs7CisJICAgIGNhc2UgMHgyYzogCisgICAgICAgICAgICAg
IC8qIEZSVFNUT1IgKi8KKwkgICAgICBpZiAoaTM4Nl9yZWNvcmRfZmxvYXRz
KCZpciwgSTM4Nl9TQVZFX0ZQVV9FTlZfUkVHX1NUQUNLKSkKKwkgICAgICAg
IHJldHVybiAtMTsgIAorCSAgICAgIGJyZWFrOyAKKwkgICAgY2FzZSAweDBl
OiAKIAkgICAgICBpZiAoaXIuZGZsYWcpCiAJCXsKLQkJICBpZiAocmVjb3Jk
X2FyY2hfbGlzdF9hZGRfbWVtIChhZGRyLCAyOCkpCi0JCSAgICByZXR1cm4g
LTE7CisJCWlmIChyZWNvcmRfYXJjaF9saXN0X2FkZF9tZW0gKGFkZHIsIDI4
KSkKKwkJICByZXR1cm4gLTE7CiAJCX0KIAkgICAgICBlbHNlCiAJCXsKLQkJ
ICBpZiAocmVjb3JkX2FyY2hfbGlzdF9hZGRfbWVtIChhZGRyLCAxNCkpCi0J
CSAgICByZXR1cm4gLTE7CisJCWlmIChyZWNvcmRfYXJjaF9saXN0X2FkZF9t
ZW0gKGFkZHIsIDE0KSkKKwkJICByZXR1cm4gLTE7CiAJCX0KIAkgICAgICBi
cmVhazsKLQkgICAgY2FzZSAweDBmOgotCSAgICBjYXNlIDB4MmY6CisJICAg
IGNhc2UgMHgwZjogIAorCSAgICBjYXNlIDB4MmY6ICAKIAkgICAgICBpZiAo
cmVjb3JkX2FyY2hfbGlzdF9hZGRfbWVtIChhZGRyLCAyKSkKIAkJcmV0dXJu
IC0xOwogCSAgICAgIGJyZWFrOwotCSAgICBjYXNlIDB4MWY6Ci0JICAgIGNh
c2UgMHgzZToKKwkgICAgY2FzZSAweDFmOiAgCisJICAgIGNhc2UgMHgzZTog
IAogCSAgICAgIGlmIChyZWNvcmRfYXJjaF9saXN0X2FkZF9tZW0gKGFkZHIs
IDEwKSkKIAkJcmV0dXJuIC0xOworICAgICAgICAgICAgICAvKiBGU1RQLCBG
QlNUUCAqLworICAgICAgICAgICAgICBpZiAoaTM4Nl9yZWNvcmRfZmxvYXRz
KCZpciwgSTM4Nl9TQVZFX0ZQVV9SRUdTKSkKKwkgICAgICAgIHJldHVybiAt
MTsgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAJICAgICAg
YnJlYWs7Ci0JICAgIGNhc2UgMHgyZToKKwkgICAgY2FzZSAweDJlOiAKIAkg
ICAgICBpZiAoaXIuZGZsYWcpCiAJCXsKLQkJICBpZiAocmVjb3JkX2FyY2hf
bGlzdF9hZGRfbWVtIChhZGRyLCAyOCkpCi0JCSAgICByZXR1cm4gLTE7Ci0J
CSAgYWRkciArPSAyODsKKwkJaWYgKHJlY29yZF9hcmNoX2xpc3RfYWRkX21l
bSAoYWRkciwgMjgpKQorCQkgIHJldHVybiAtMTsKKwkJYWRkciArPSAyODsK
IAkJfQogCSAgICAgIGVsc2UKIAkJewotCQkgIGlmIChyZWNvcmRfYXJjaF9s
aXN0X2FkZF9tZW0gKGFkZHIsIDE0KSkKLQkJICAgIHJldHVybiAtMTsKLQkJ
ICBhZGRyICs9IDE0OworCQlpZiAocmVjb3JkX2FyY2hfbGlzdF9hZGRfbWVt
IChhZGRyLCAxNCkpCisJCSAgcmV0dXJuIC0xOworCQlhZGRyICs9IDE0Owog
CQl9CiAJICAgICAgaWYgKHJlY29yZF9hcmNoX2xpc3RfYWRkX21lbSAoYWRk
ciwgODApKQogCQlyZXR1cm4gLTE7CisgICAgICAgICAgICAgIC8qIEZTQVZF
ICovCisJICAgICAgaWYgKGkzODZfcmVjb3JkX2Zsb2F0cygmaXIsIEkzODZf
U0FWRV9GUFVfRU5WX1JFR19TVEFDSykpCisJICAgICAgICByZXR1cm4gLTE7
ICAgCiAJICAgICAgYnJlYWs7Ci0JICAgIGNhc2UgMHgzZjoKKwkgICAgY2Fz
ZSAweDNmOiAKIAkgICAgICBpZiAocmVjb3JkX2FyY2hfbGlzdF9hZGRfbWVt
IChhZGRyLCA4KSkKIAkJcmV0dXJuIC0xOworCQkvKiBGSVNUUCAqLworICAg
ICAgICAgICAgICBpZiAoaTM4Nl9yZWNvcmRfZmxvYXRzKCZpciwgSTM4Nl9T
QVZFX0ZQVV9SRUdTKSkKKwkgICAgICAgIHJldHVybiAtMTsgICAKIAkgICAg
ICBicmVhazsKIAkgICAgZGVmYXVsdDoKIAkgICAgICBpci5hZGRyIC09IDI7
CkBAIC00MjAyLDkgKzQzMTMsMTgwIEBACiAJICAgICAgZ290byBub19zdXBw
b3J0OwogCSAgICAgIGJyZWFrOwogCSAgICB9Ci0JfQorCX0gICAKKyAgICAg
ICAgLyogb3Bjb2RlIGlzIGFuIGV4dGVuc2lvbiBvZiBtb2RSL00gYnl0ZSAq
LyAgICAgCisJZWxzZQorCXsgCisgICAgICAgICAgc3dpdGNoIChvcGNvZGUp
CisgICAgICAgICAgICB7CisgICAgICAgICAgICBjYXNlIDB4ZDg6CisgICAg
ICAgICAgICAgIGlmIChpMzg2X3JlY29yZF9mbG9hdHMoJmlyLCBJMzg2X1NU
MF9SRUdOVU0pKQorICAgICAgICAgICAgICAgIHJldHVybiAtMTsJCisgICAg
ICAgICAgICAgIGJyZWFrOworICAgICAgICAgICAgY2FzZSAweGQ5OiAgICAK
KyAgICAgICAgICAgICAgaWYgKDB4MGMgPT0gKGlyLm1vZHJtID4+IDQpKQor
ICAgICAgICAgICAgICAgIHsKKyAgICAgICAgICAgICAgICAgIGlmICgoaXIu
bW9kcm0gJiAweDBmKSA8PSA3KQorICAgICAgICAgICAgICAgICAgICB7Cisg
ICAgICAgICAgICAgICAgICAgIGlmIChpMzg2X3JlY29yZF9mbG9hdHMoJmly
LCBJMzg2X1NBVkVfRlBVX1JFR1MpKQorICAgICAgICAgICAgICAgICAgICAg
IHJldHVybiAtMTsJCisgICAgICAgICAgICAgICAgICAgIH0KKyAgICAgICAg
ICAgICAgICAgIGVsc2UKKyAgICAgICAgICAgICAgICAgICAgeworICAgICAg
ICAgICAgICAgICAgICBpZiAoaTM4Nl9yZWNvcmRfZmxvYXRzKCZpciwgSTM4
Nl9TVDBfUkVHTlVNKSkKKyAgICAgICAgICAgICAgICAgICAgICByZXR1cm4g
LTE7CQorICAgICAgICAgICAgICAgICAgICAvKiBpZiBvbmx5IHN0KDApIGlz
IGNoYW5naW5nLCB0aGVuIHdlIGhhdmUgYWxyZWFkeSByZWNvcmRlZCAqLwor
ICAgICAgICAgICAgICAgICAgICBpZiAoKGlyLm1vZHJtICYgMHgwZikgLSAw
eDA4KQorICAgICAgICAgICAgICAgICAgICAgIHsKKyAgICAgICAgICAgICAg
ICAgICAgICBpZiAoaTM4Nl9yZWNvcmRfZmxvYXRzKCZpciwgSTM4Nl9TVDBf
UkVHTlVNICsgKChpci5tb2RybSAmIDB4MGYpIC0gMHgwOCkpKQorICAgICAg
ICAgICAgICAgICAgICAgICAgcmV0dXJuIC0xOwkgICAgICAgICAgICAgICAg
ICAgICAgCisgICAgICAgICAgICAgICAgICAgICAgfSAKKyAgICAgICAgICAg
ICAgICAgICAgfSAgCisgICAgICAgICAgICAgICAgfQorICAgICAgICAgICAg
ICBlbHNlCisgICAgICAgICAgICAgICAgeworICAgICAgICAgICAgICAgIHN3
aXRjaChpci5tb2RybSkKKyAgICAgICAgICAgICAgICAgIHsKKyAgICAgICAg
ICAgICAgICAgIGNhc2UgMHhlMDoKKyAgICAgICAgICAgICAgICAgIGNhc2Ug
MHhlMToKKyAgICAgICAgICAgICAgICAgIGNhc2UgMHhmMDoKKyAgICAgICAg
ICAgICAgICAgIGNhc2UgMHhmNToKKyAgICAgICAgICAgICAgICAgIGNhc2Ug
MHhmODoKKyAgICAgICAgICAgICAgICAgIGNhc2UgMHhmYToKKyAgICAgICAg
ICAgICAgICAgIGNhc2UgMHhmYzoKKyAgICAgICAgICAgICAgICAgIGNhc2Ug
MHhmZToKKyAgICAgICAgICAgICAgICAgIGNhc2UgMHhmZjoKKyAgICAgICAg
ICAgICAgICAgICAgaWYgKGkzODZfcmVjb3JkX2Zsb2F0cygmaXIsIEkzODZf
U1QwX1JFR05VTSkpCisgICAgICAgICAgICAgICAgICAgICAgcmV0dXJuIC0x
OworICAgICAgICAgICAgICAgICAgICBicmVhazsgICAgICAgICAgIAorICAg
ICAgICAgICAgICAgICAgY2FzZSAweGYxOiAgCisgICAgICAgICAgICAgICAg
ICBjYXNlIDB4ZjI6ICAKKyAgICAgICAgICAgICAgICAgIGNhc2UgMHhmMzog
IAorICAgICAgICAgICAgICAgICAgY2FzZSAweGY0OgorICAgICAgICAgICAg
ICAgICAgY2FzZSAweGY2OiAgICAgICAgCisgICAgICAgICAgICAgICAgICBj
YXNlIDB4Zjc6ICAgIAorICAgICAgICAgICAgICAgICAgY2FzZSAweGU4OiAg
CisgICAgICAgICAgICAgICAgICBjYXNlIDB4ZTk6ICAKKyAgICAgICAgICAg
ICAgICAgIGNhc2UgMHhlYTogIAorICAgICAgICAgICAgICAgICAgY2FzZSAw
eGViOgorICAgICAgICAgICAgICAgICAgY2FzZSAweGVjOiAgICAgICAgCisg
ICAgICAgICAgICAgICAgICBjYXNlIDB4ZWQ6ICAgIAorICAgICAgICAgICAg
ICAgICAgY2FzZSAweGVlOiAgIAorICAgICAgICAgICAgICAgICAgY2FzZSAw
eGY5OiAgICAgCisgICAgICAgICAgICAgICAgICBjYXNlIDB4ZmI6CisgICAg
ICAgICAgICAgICAgICAgIGlmIChpMzg2X3JlY29yZF9mbG9hdHMoJmlyLCBJ
Mzg2X1NBVkVfRlBVX1JFR1MpKQorICAgICAgICAgICAgICAgICAgICAgIHJl
dHVybiAtMTsJCisgICAgICAgICAgICAgICAgICAgIGJyZWFrOworICAgICAg
ICAgICAgICAgICAgY2FzZSAweGZkOiAKKyAgICAgICAgICAgICAgICAgICAg
aWYgKGkzODZfcmVjb3JkX2Zsb2F0cygmaXIsIEkzODZfU1QwX1JFR05VTSkp
CisgICAgICAgICAgICAgICAgICAgICAgcmV0dXJuIC0xOworICAgICAgICAg
ICAgICAgICAgICBpZiAoaTM4Nl9yZWNvcmRfZmxvYXRzKCZpciwgSTM4Nl9T
VDFfUkVHTlVNKSkKKyAgICAgICAgICAgICAgICAgICAgICByZXR1cm4gLTE7
CisgICAgICAgICAgICAgICAgICAgIGJyZWFrOworICAgICAgICAgICAgICAg
ICAgfSAKKyAgICAgICAgICAgICAgfQorICAgICAgICAgICAgICBicmVhazsK
KyAgICAgICAgICAgIGNhc2UgMHhkYToKKyAgICAgICAgICAgICAgaWYgKDB4
ZTkgPT0gaXIubW9kcm0pCisgICAgICAgICAgICAgICAgeworCQlpZiAoaTM4
Nl9yZWNvcmRfZmxvYXRzKCZpciwgSTM4Nl9TQVZFX0ZQVV9SRUdTKSkKKyAg
ICAgICAgICAgICAgICAgIHJldHVybiAtMTsgICAgICAgICAgICAgICAgICAg
IAorICAgICAgICAgICAgICAgIH0KKyAgICAgICAgICAgICAgZWxzZSBpZiAo
KDB4MGMgPT0gaXIubW9kcm0gPj4gNCkgfHwgKDB4MGQgPT0gaXIubW9kcm0g
Pj4gNCkpCisgICAgICAgICAgICAgICAgeworICAgICAgICAgICAgICAgIGlm
IChpMzg2X3JlY29yZF9mbG9hdHMoJmlyLCBJMzg2X1NUMF9SRUdOVU0pKQor
ICAgICAgICAgICAgICAgICAgcmV0dXJuIC0xOwkgICAgICAgICAgICAgICAg
CisgICAgICAgICAgICAgICAgaWYgKCgoaXIubW9kcm0gJiAweDBmKSA+IDAp
ICYmICgoaXIubW9kcm0gJiAweDBmKSA8PSA3KSkKKyAgICAgICAgICAgICAg
ICAgIHsKKyAgICAgICAgICAgICAgICAgIGlmIChpMzg2X3JlY29yZF9mbG9h
dHMoJmlyLCBJMzg2X1NUMF9SRUdOVU0gKyAoaXIubW9kcm0gJiAweDBmKSkp
CisgICAgICAgICAgICAgICAgICAgIHJldHVybiAtMTsJICAgICAgICAgICAg
ICAgICAgICAgIAorICAgICAgICAgICAgICAgICAgfQorICAgICAgICAgICAg
ICAgIGVsc2UgaWYgKChpci5tb2RybSAmIDB4MGYpIC0gMHgwOCkKKyAgICAg
ICAgICAgICAgICAgIHsKKwkJICBpZiAoaTM4Nl9yZWNvcmRfZmxvYXRzKCZp
ciwgSTM4Nl9TVDBfUkVHTlVNICsgKChpci5tb2RybSAmIDB4MGYpIC0gMHgw
OCkpKQorICAgICAgICAgICAgICAgICAgICByZXR1cm4gLTE7CisgICAgICAg
ICAgICAgICAgICB9CisgICAgICAgICAgICAgICAgfSAgCisgICAgICAgICAg
ICAgIGJyZWFrOyAKKyAgICAgICAgICAgIGNhc2UgMHhkYjoKKyAgICAgICAg
ICAgICAgaWYgKDB4ZTMgPT0gaXIubW9kcm0pCisgICAgICAgICAgICAgICAg
eworCQlpZiAoaTM4Nl9yZWNvcmRfZmxvYXRzKCZpciwgSTM4Nl9TQVZFX0ZQ
VV9FTlYpKQorICAgICAgICAgICAgICAgICAgcmV0dXJuIC0xOyAgICAgICAg
ICAgICAgICAgICAgCisgICAgICAgICAgICAgICAgfQorICAgICAgICAgICAg
ICBlbHNlIGlmICgoMHgwYyA9PSBpci5tb2RybSA+PiA0KSB8fCAoMHgwZCA9
PSBpci5tb2RybSA+PiA0KSkKKyAgICAgICAgICAgICAgICB7CisgICAgICAg
ICAgICAgICAgaWYgKGkzODZfcmVjb3JkX2Zsb2F0cygmaXIsIEkzODZfU1Qw
X1JFR05VTSkpCisgICAgICAgICAgICAgICAgICByZXR1cm4gLTE7CSAgICAg
ICAgICAgICAgICAKKyAgICAgICAgICAgICAgICBpZiAoKChpci5tb2RybSAm
IDB4MGYpID4gMCkgJiYgKChpci5tb2RybSAmIDB4MGYpIDw9IDcpKQorICAg
ICAgICAgICAgICAgICAgeworICAgICAgICAgICAgICAgICAgaWYgKGkzODZf
cmVjb3JkX2Zsb2F0cygmaXIsIEkzODZfU1QwX1JFR05VTSArIChpci5tb2Ry
bSAmIDB4MGYpKSkKKyAgICAgICAgICAgICAgICAgICAgcmV0dXJuIC0xOwkg
ICAgICAgICAgICAgICAgICAgICAgCisgICAgICAgICAgICAgICAgICB9Cisg
ICAgICAgICAgICAgICAgZWxzZSBpZiAoKGlyLm1vZHJtICYgMHgwZikgLSAw
eDA4KQorICAgICAgICAgICAgICAgICAgeworCQkgIGlmIChpMzg2X3JlY29y
ZF9mbG9hdHMoJmlyLCBJMzg2X1NUMF9SRUdOVU0gKyAoKGlyLm1vZHJtICYg
MHgwZikgLSAweDA4KSkpCisgICAgICAgICAgICAgICAgICAgIHJldHVybiAt
MTsKKyAgICAgICAgICAgICAgICAgIH0KKyAgICAgICAgICAgICAgICB9ICAK
KyAgICAgICAgICAgICAgYnJlYWs7CisgICAgICAgICAgICBjYXNlIDB4ZGM6
CisgICAgICAgICAgICAgIGlmICgoMHgwYyA9PSBpci5tb2RybSA+PiA0KSB8
fCAoMHgwZCA9PSBpci5tb2RybSA+PiA0KSB8fCAoMHgwZiA9PSBpci5tb2Ry
bSA+PiA0KSkKKyAgICAgICAgICAgICAgICB7CisgICAgICAgICAgICAgICAg
aWYgKChpci5tb2RybSAmIDB4MGYpIDw9IDcpCisgICAgICAgICAgICAgICAg
ICB7CisgICAgICAgICAgICAgICAgICBpZiAoaTM4Nl9yZWNvcmRfZmxvYXRz
KCZpciwgSTM4Nl9TVDBfUkVHTlVNICsgKGlyLm1vZHJtICYgMHgwZikpKQor
ICAgICAgICAgICAgICAgICAgICByZXR1cm4gLTE7CSAgICAgICAgICAgICAg
ICAgICAgICAKKyAgICAgICAgICAgICAgICAgIH0KKyAgICAgICAgICAgICAg
ICBlbHNlCisgICAgICAgICAgICAgICAgICB7CisJCSAgaWYgKGkzODZfcmVj
b3JkX2Zsb2F0cygmaXIsIEkzODZfU1QwX1JFR05VTSArICgoaXIubW9kcm0g
JiAweDBmKSAtIDB4MDgpKSkKKyAgICAgICAgICAgICAgICAgICAgcmV0dXJu
IC0xOworICAgICAgICAgICAgICAgICAgfQorICAgICAgICAgICAgICAgIH0g
IAorICAgICAgICAgICAgICAgYnJlYWs7CisgICAgICAgICAgICBjYXNlIDB4
ZGQ6ICAgICAgICAgICAgIAorICAgICAgICAgICAgICBpZiAoMHgwYyA9PSBp
ci5tb2RybSA+PiA0KQorICAgICAgICAgICAgICAgIHsKKyAgICAgICAgICAg
ICAgICAgIGlmIChpMzg2X3JlY29yZF9mbG9hdHMoJmlyLEkzODZfRlRBRykp
CisgICAgICAgICAgICAgICAgICAgIHJldHVybiAtMTsKKyAgICAgICAgICAg
ICAgICB9CisgICAgICAgICAgICAgIGVsc2UgaWYgKCgweDBkID09IGlyLm1v
ZHJtID4+IDQpIHx8ICgweDBlID09IGlyLm1vZHJtID4+IDQpKQorICAgICAg
ICAgICAgICAgIHsgCisgICAgICAgICAgICAgICAgICBpZiAoKGlyLm1vZHJt
ICYgMHgwZikgPD0gNykKKyAgICAgICAgICAgICAgICAgICAgeworICAgICAg
ICAgICAgICAgICAgICAgIGlmIChpMzg2X3JlY29yZF9mbG9hdHMoJmlyLCBJ
Mzg2X1NUMF9SRUdOVU0gKyAoaXIubW9kcm0gJiAweDBmKSkpCisgICAgICAg
ICAgICAgICAgICAgICAgICByZXR1cm4gLTE7CSAKKyAgICAgICAgICAgICAg
ICAgICAgfQorICAgICAgICAgICAgICAgICAgZWxzZQorICAgICAgICAgICAg
ICAgICAgICB7CisgICAgICAgICAgICAgICAgICAgICAgaWYgKGkzODZfcmVj
b3JkX2Zsb2F0cygmaXIsIEkzODZfU0FWRV9GUFVfUkVHUykpCisgICAgICAg
ICAgICAgICAgICAgICAgICByZXR1cm4gLTE7CisgICAgICAgICAgICAgICAg
ICAgIH0KKyAgICAgICAgICAgICAgICB9ICAgICAgICAgICAgCisgICAgICAg
ICAgICAgIGJyZWFrOworICAgICAgICAgICAgY2FzZSAweGRlOgorICAgICAg
ICAgICAgICBpZiAoKDB4MGMgPT0gaXIubW9kcm0gPj4gNCkgfHwgKDB4MGUg
PT0gaXIubW9kcm0gPj4gNCkgfHwgKDB4MGYgPT0gaXIubW9kcm0gPj4gNCkg
fHwgKDB4ZDkgPT0gaXIubW9kcm0pKQorICAgICAgICAgICAgICAgIHsgICAg
ICAgICAgICAgICAgICAgCisgICAgICAgICAgICAgICAgICBpZiAoaTM4Nl9y
ZWNvcmRfZmxvYXRzKCZpciwgSTM4Nl9TQVZFX0ZQVV9SRUdTKSkKKyAgICAg
ICAgICAgICAgICAgICAgcmV0dXJuIC0xOwkgCisgICAgICAgICAgICAgICAg
fSAgIAorICAgICAgICAgICAgICBicmVhazsKKyAgICAgICAgICAgIGNhc2Ug
MHhkZjoKKwkgICAgICBpZiAoMHhlMCA9PSBpci5tb2RybSkKKyAgICAgICAg
ICAgICAgICB7CisgICAgICAgICAgICAgICAgICBpZiAocmVjb3JkX2FyY2hf
bGlzdF9hZGRfcmVnIChpci5yZWdjYWNoZSwgSTM4Nl9FQVhfUkVHTlVNKSkK
KwkgICAJICAgIHJldHVybiAtMTsKKyAgICAgICAgICAgICAgICB9CisgICAg
ICAgICAgICAgIGVsc2UgaWYgKCgweDBmID09IGlyLm1vZHJtID4+IDQpIHx8
ICgweDBlID09IGlyLm1vZHJtID4+IDQpKQorICAgICAgICAgICAgICAgIHsg
CisgICAgICAgICAgICAgICAgICBpZiAoaTM4Nl9yZWNvcmRfZmxvYXRzKCZp
ciwgSTM4Nl9TQVZFX0ZQVV9SRUdTKSkKKyAgICAgICAgICAgICAgICAgICAg
cmV0dXJuIC0xOworICAgICAgICAgICAgICAgIH0gCisgICAgICAgICAgICAg
IGJyZWFrOworICAgICAgICAgICAgfSAJICAKKyAgICAgICAgfSAgICAgICAg
IAogICAgICAgYnJlYWs7Ci0KICAgICAgIC8qIHN0cmluZyBvcHMgKi8KICAg
ICAgIC8qIG1vdnNTICovCiAgICAgY2FzZSAweGE0OgpAQCAtNDYyMywxMCAr
NDkwNSwxNyBAQAogICAgICAgLyogZndhaXQgKi8KICAgICAgIC8qIFhYWCAq
LwogICAgIGNhc2UgMHg5YjoKLSAgICAgIHByaW50Zl91bmZpbHRlcmVkIChf
KCJQcm9jZXNzIHJlY29yZCBkb2Vzbid0IHN1cHBvcnQgaW5zdHJ1Y3Rpb24g
IgotCQkJICAgImZ3YWl0LlxuIikpOwotICAgICAgaXIuYWRkciAtPSAxOwot
ICAgICAgZ290byBub19zdXBwb3J0OworICAgICAgaWYgKHRhcmdldF9yZWFk
X21lbW9yeSAoaXIuYWRkciwgJnRtcHU4LCAxKSkKKwl7CisJICBpZiAocmVj
b3JkX2RlYnVnKQorCSAgICBwcmludGZfdW5maWx0ZXJlZCAoXygiUHJvY2Vz
cyByZWNvcmQ6IGVycm9yIHJlYWRpbmcgbWVtb3J5IGF0ICIKKwkJCQkgImFk
ZHIgMHglcyBsZW4gPSAxLlxuIiksCisJCQkgICAgICAgcGFkZHJfbnogKGly
LmFkZHIpKTsKKwkgIHJldHVybiAtMTsKKwl9CisgICAgICBvcGNvZGUgPSAo
dWludDMyX3QpIHRtcHU4OworICAgICAgaXIuYWRkcisrOworICAgICAgZ290
byByZXN3aXRjaDsgICAgIAogICAgICAgYnJlYWs7CiAKICAgICAgIC8qIGlu
dDMgKi8KZGlmZiAtdXJOIGdkYi5vcmlnL2kzODYtdGRlcC5oIGdkYi5uZXcv
aTM4Ni10ZGVwLmgKLS0tIGdkYi5vcmlnL2kzODYtdGRlcC5oCTIwMDktMDUt
MTcgMTc6NTY6NDQuMDAwMDAwMDAwIC0wNDAwCisrKyBnZGIubmV3L2kzODYt
dGRlcC5oCTIwMDktMDUtMzEgMTY6MzM6MTQuMDAwMDAwMDAwIC0wNDAwCkBA
IC0xNDUsNyArMTQ1LDIyIEBACiAgIEkzODZfRVNfUkVHTlVNLAkJLyogJWVz
ICovCiAgIEkzODZfRlNfUkVHTlVNLAkJLyogJWZzICovCiAgIEkzODZfR1Nf
UkVHTlVNLAkJLyogJWdzICovCi0gIEkzODZfU1QwX1JFR05VTQkJLyogJXN0
KDApICovCisgIEkzODZfU1QwX1JFR05VTSwJCS8qICVzdCgwKSAqLworICBJ
Mzg2X1NUMV9SRUdOVU0sCQkvKiAlc3QoMSkgKi8KKyAgSTM4Nl9TVDJfUkVH
TlVNLAkJLyogJXN0KDIpICovCisgIEkzODZfU1QzX1JFR05VTSwJCS8qICVz
dCgzKSAqLworICBJMzg2X1NUNF9SRUdOVU0sCQkvKiAlc3QoNCkgKi8KKyAg
STM4Nl9TVDVfUkVHTlVNLAkJLyogJXN0KDUpICovCisgIEkzODZfU1Q2X1JF
R05VTSwJCS8qICVzdCg2KSAqLworICBJMzg2X1NUN19SRUdOVU0sCQkvKiAl
c3QoNykgKi8KKyAgSTM4Nl9GQ1RSTCwJCQkvKiBmbG9hdGluZyBwb2ludCBl
bnYgcmVncyA6IEZDVFJMLUZPUCAqLwkKKyAgSTM4Nl9GU1RBVCwgICAgICAg
ICAgICAgICAgICAgCisgIEkzODZfRlRBRywJCQkKKyAgSTM4Nl9GSVNFRywK
KyAgSTM4Nl9GSU9GRiwKKyAgSTM4Nl9GT1NFRywKKyAgSTM4Nl9GT09GRiwK
KyAgSTM4Nl9GT1AKIH07CiAKICNkZWZpbmUgSTM4Nl9OVU1fR1JFR1MJMTYK

--0-350571426-1246368210=:18995
Content-Type: text/x-csrc; name="test_floats.c"
Content-Transfer-Encoding: base64
Content-Disposition: attachment; filename="test_floats.c"
Content-length: 6052

I2luY2x1ZGUgPHN0ZGlvLmg+CiNpbmNsdWRlIDxtYXRoLmg+CiNpbmNsdWRl
IDxzdGRsaWIuaD4KCi8qIHRoZSB0ZXN0IGludGVuZHMgdG8gdGVzdCBmb2xs
b3dpbmcgaW5zbnMuICAKZmxkcyBmYWRkcCBmc3RwcyBmc3RwbCBmbGRsIGZ4
Y2ggZmFicyBmZGl2cnAgZm11bHAgZnN1YnJwIGZ1Y29tcCBmbnN0c3cgZnNx
cnQKZmNocyBmMnhtMSBmeWwyeCBmeHRyYWN0IGZwcmVtMSBmbGQgZmRlY3N0
cCBmbGQxIGZsZGwydCBmbGRsMmUgRkxEUEkgRkxETEcyIEZMRExOMgpGTERa
IGZpbmNzdHAgZmZyZWUgZnB0YW4gZnBhdGFuIGZpbmNzdHAgZnNpbmNvcyBm
cm5kaW50IGZzY2FsZSBmc2luIGZjb3MgZmNtb3ZiCmZjbW92YmUgZmNtb3Zl
IGZjbW92dSBmY21vdm5iIGZjbW92bmJlIGZzYXZlIGZyc3RvciBmc3RzdyAK
Ki8KCmZsb2F0IG5vMSxubzIsbm8zLG5vNCxubzUsbm82LG5vNzsKZG91Ymxl
IHggPSAxMDAuMzQ1LCB5ID0gMjUuNzc4OTsKbG9uZyBkb3VibGUgbGR4ID0g
ODg4ODg4ODg4ODg4ODg4ODg4ODguODgsIGxkeSA9IDk5OTk5OTk5OTk5OTk5
OTk5OTkuOTk7CmZsb2F0IHJlc3VsdCxyZXN1bHRkLHJlc3VsdGxkOyAKZmxv
YXQgKmZsb2F0X21lbW9yeTsKCi8qIGluaXRpYWxpemF0aW9uIG9mIGZsb2F0
cyAqLwp2b2lkIGluaXRfZmxvYXRzKCkKewogIG5vMSA9IDEwLjQ1OwogIG5v
MiA9IDIwLjc3OwogIG5vMyA9IDE1Ni44OTg3NDY0NjsKICBubzQgPSAxNC41
NjsKICBubzUgPSAxMS4xMTsKICBubzYgPSA2Ni43NzsKICBubzcgPSA4OC44
ODsKICBmbG9hdF9tZW1vcnkgPSBtYWxsb2Moc2l6ZW9mKGZsb2F0KSAqIDQp
OwogICpmbG9hdF9tZW1vcnkgPSAyNTYuMjU2OwogICooZmxvYXRfbWVtb3J5
ICsgMSkgPSAzNTYuMzU2OwogICooZmxvYXRfbWVtb3J5ICsgMikgPSA0NTYu
NDU2OwogICooZmxvYXRfbWVtb3J5ICsgMykgPSA1NTYuNTU2Owp9CgovKiBt
YXJrcyBGUFUgc3RhY2sgYXMgZW1wdHkgKi8Kdm9pZCBlbXB0eV9mcHVfc3Rh
Y2soKQp7CiAgYXNtICgiZmZyZWUgJXN0KDEpIFxuXHQiCiAgICAgICAiZmZy
ZWUgJXN0KDIpIFxuXHQiCiAgICAgICAiZmZyZWUgJXN0KDMpIFxuXHQiCiAg
ICAgICAiZmZyZWUgJXN0KDQpIFxuXHQiCiAgICAgICAiZmZyZWUgJXN0KDUp
IFxuXHQiCiAgICAgICAiZmZyZWUgJXN0KDYpIFxuXHQiCiAgICAgICAiZmZy
ZWUgJXN0KDcpIik7Cn0gICAKCi8qIHRlc3RzIGZsb2F0aW5nIHBvaW50IGFy
aXRobWF0aWMgKi8Kdm9pZCB0ZXN0X2FyaXRoX2Zsb2F0cygpCnsKICByZXN1
bHQgPSBubzEgKyBubzIgKyBubzMgKyBubzQgKyBubzUgKyBubzYgKyBubzc7
CiAgcHJpbnRmKCJyZXN1bHQgaXMgJWZcbiIscmVzdWx0KTsKCiAgcmVzdWx0
ID0gZm1vZGYobm8yLG5vMSk7IAogIHByaW50ZigicmVzdWx0IGlzICVmXG4i
LHJlc3VsdCk7CgogIHJlc3VsdGQgPSBmbW9kKHgseSk7IAogIHByaW50Zigi
cmVzdWx0IGlzICVmXG4iLHJlc3VsdGQpOwogCiAgcmVzdWx0bGQgPSBmbW9k
bChsZHksbGR5KTsgCiAgcHJpbnRmKCJyZXN1bHQgaXMgJWZcbiIscmVzdWx0
bGQpOwoKICByZXN1bHQgPSBmYWJzZihubzEpOyAgICAgICAgCiAgcHJpbnRm
KCJyZXN1bHQgaXMgJWZcbiIscmVzdWx0KTsKCiAgcmVzdWx0ID0gbm8zIC8g
bm80OwogIHByaW50ZigicmVzdWx0IGlzICVmXG4iLHJlc3VsdCk7CgogIHJl
c3VsdCA9IG5vMSAqIG5vMiAqIG5vMyAqIG5vNDsKICBwcmludGYoInJlc3Vs
dCBpcyAlZlxuIixyZXN1bHQpOwoKICByZXN1bHQgPSBubzEgLSBubzIgLSBu
bzMgLSBubzQ7CiAgcHJpbnRmKCJyZXN1bHQgaXMgJWZcbiIscmVzdWx0KTsK
CgogIGFzbSAoImZsZCAlMCIgOiA6Im0iKCpmbG9hdF9tZW1vcnkpKTsKICBh
c20gKCJmY2hzIik7CiAgCiAgLyogdGVzdCBmb3IgZjJ4bTEgKi8gIAogIGFz
bSAoImZsZCAlMCIgOiA6Im0iKCpmbG9hdF9tZW1vcnkpKTsgCiAgYXNtICgi
ZjJ4bTEiKTsKCiAgYXNtICgiZnlsMngiKTsKCiAgYXNtICgiZmxkICUwIiA6
IDoibSIoKmZsb2F0X21lbW9yeSkpOyAKICBhc20gKCJmeHRyYWN0Iik7Cgog
IGFzbSAoImZsZCAlMCIgOiA6Im0iKCpmbG9hdF9tZW1vcnkpKTsgCiAgYXNt
ICgiZnByZW0xIik7CgogIC8qIGRlY3JlbWVudCBmcHUgc3RhY2sgcG9pbnRl
ciBvbmx5IHN0YXR1cyByZWdpc3RlciBzaG91bGQgZ2V0IGFmZmVjdGVkICov
CiAgYXNtICgiZmxkICUwIiA6IDoibSIoKmZsb2F0X21lbW9yeSkpOyAgIAog
IAogIGVtcHR5X2ZwdV9zdGFjaygpOwogIAogIGFzbSAoImZsZDEiKTsKICBh
c20gKCJmbGRsMnQiKTsKICBhc20gKCJmbGRsMmUiKTsKICBhc20gKCJmbGRw
aSIpOwogIGFzbSAoImZsZGxnMiIpOwogIGFzbSAoImZsZGxuMiIpOwogIGFz
bSAoImZsZHoiKTsKCiAgZW1wdHlfZnB1X3N0YWNrKCk7CiAgLyogZmluaXNo
aW5nIGVtcHR5aW5nIHRoZSBzdGFjayAqLwogICAgICAKICByZXN1bHQgPSBz
cXJ0KG5vMyk7CiAgcHJpbnRmKCJyZXN1bHQgaXMgJWZcbiIscmVzdWx0KTsK
fQoKdm9pZCB0ZXN0X2xvZ19leHBfZmxvYXRzKCkKewogIHJlc3VsdCA9IGxv
ZzEwKG5vMyk7CiAgcHJpbnRmKCJyZXN1bHQgaXMgJWZcbiIscmVzdWx0KTsK
CiAgcmVzdWx0ID0gbG9nKG5vMyk7CiAgcHJpbnRmKCJyZXN1bHQgaXMgJWZc
biIscmVzdWx0KTsKCiAgcmVzdWx0ID0gZXhwMTAobm8zKTsKICBwcmludGYo
InJlc3VsdCBpcyAlZlxuIixyZXN1bHQpOwoKICByZXN1bHQgPSBleHAobm8z
KTsKICBwcmludGYoInJlc3VsdCBpcyAlZlxuIixyZXN1bHQpOwp9Cgp2b2lk
IHRlc3RfdHJpZ29fZmxvYXRzKCkKewogIHJlc3VsdCA9IHNpbigzMCk7CiAg
cHJpbnRmKCJyZXN1bHQgaXMgJWZcbiIscmVzdWx0KTsKCiAgcmVzdWx0ID0g
Y29zKDMwKTsKICBwcmludGYoInJlc3VsdCBpcyAlZlxuIixyZXN1bHQpOwoK
ICByZXN1bHQgPSB0YW4oMzApOwogIHByaW50ZigicmVzdWx0IGlzICVmXG4i
LHJlc3VsdCk7CgogIHJlc3VsdCA9IGF0YW4oMzApOwogIHByaW50ZigicmVz
dWx0IGlzICVmXG4iLHJlc3VsdCk7CgogIGFzbSAoImZsZCAlMCIgOiA6Im0i
KCpmbG9hdF9tZW1vcnkpKTsgCiAgYXNtICgiZnB0YW4iKTsKCiAgLyogY2hh
bmdlcyBzdDEgYW5kIHBvcHBpbmcgcmVnaXN0ZXIgc3RhY2sgKi8KICBhc20g
KCJmcGF0YW4iKTsgIAoKICBhc20oImZpbmNzdHAiKTsKICBhc20gKCJmbGQg
JTAiIDogOiJtIihmbG9hdF9tZW1vcnkpKTsgCiAgYXNtICgiZnNpbmNvcyIp
OwoKICBhc20gKCJmbGQgJTAiIDogOiJtIigqZmxvYXRfbWVtb3J5KSk7IAog
IGFzbSAoImZybmRpbnQiKTsKCiAgYXNtICgiZmxkICUwIiA6IDoibSIoKmZs
b2F0X21lbW9yeSkpOwogIGFzbSAoImZsZCAlMCIgOiA6Im0iKCooZmxvYXRf
bWVtb3J5KzEpKSk7ICAKICBhc20gKCJmc2NhbGUiKTsKCiAgZW1wdHlfZnB1
X3N0YWNrKCk7CgogIGFzbSAoImZsZCAlMCIgOiA6Im0iKCpmbG9hdF9tZW1v
cnkpKTsgCiAgYXNtICgiZnNpbiIpOwogIGFzbSAoImZjb3MiKTsKCiAgLyog
Y3VycmVudGx5IHdlIGFzc3VtZSBjb25kaXRpb24gbGlrZWx5IGFuZCBhbHdh
eXMgcmVjb3JkIHRoZSByZWdpc3RlcnMgCiAgY29kZSBjb3VsZCBiZSBvcHRp
bWl6ZWQgb25seSBpZiB0aGUgZmxhZyBpcyBzZXQgdGhlbiByZWNvcmQgKi8K
ICBhc20gKCJmbGQgJTAiIDogOiJtIigqZmxvYXRfbWVtb3J5KSk7CiAgYXNt
ICgiZmxkICUwIiA6IDoibSIoKihmbG9hdF9tZW1vcnkrMSkpKTsgIAogIGFz
bSAoImZjbW92YiAlc3QoMSksICVzdCIpOwogIGFzbSAoImZjbW92YmUgJXN0
KDEpLCAlc3QiKTsKICBhc20gKCJmY21vdmUgJXN0KDEpLCAlc3QiKTsKICBh
c20gKCJmY21vdnUgJXN0KDEpLCAlc3QiKTsKICBhc20gKCJmY21vdm5iICVz
dCgxKSwgJXN0Iik7CiAgYXNtICgiZmNtb3ZuYmUgJXN0KDEpLCAlc3QiKTsK
CiAgZW1wdHlfZnB1X3N0YWNrKCk7CiAgLyogZmluaXNoZWQgZW10eXBpbmcg
dGhlIHN0YWNrICovCn0KCnZvaWQgdGVzdF9jb21wYXJlX2Zsb2F0cygpCnsK
ICAgIGxkeSA9IDg4ODg4ODg4ODg4ODg4ODg4ODg4Ljg4OwogICAgaWYgKGxk
eCA9PSBsZHkpCiAgICAgIGxkeSA9IDc3Nzc3Nzc3Nzc3Nzc3Nzc3Nzc3Nzc3
Nzc3NzcuNzc3OwogICAgZWxzZQogICAgICBsZHkgPSA2NjY2NjY2NjY2NjY2
NjY2NjY2NjY2NjY2NjYuNjY2Owp9CgovKiB0ZXN0IGxvYWRpbmcgYW5kIHNh
dmluZyBvZiBGUFUgZW52aXJvbm1lbnQgKi8Kdm9pZCB0ZXN0X2ZwdV9lbnYo
KQp7CiAgYXNtICgiZnNhdmUgJTAiIDogIj1tIigqZmxvYXRfbWVtb3J5KSA6
ICk7CiAgYXNtICgiZnJzdG9yICUwIiA6IDogIm0iKCpmbG9hdF9tZW1vcnkp
KTsKICBhc20gKCJmc3RzdyAlYXgiKTsgIAp9CgppbnQgbWFpbigpCnsKICAg
IGluaXRfZmxvYXRzKCk7CiAgICB0ZXN0X2FyaXRoX2Zsb2F0cygpOwogICAg
dGVzdF9sb2dfZXhwX2Zsb2F0cygpOwogICAgdGVzdF90cmlnb19mbG9hdHMo
KTsKICAgIHRlc3RfY29tcGFyZV9mbG9hdHMoKTsKICAgIHRlc3RfZnB1X2Vu
digpOwp9Cg==

--0-350571426-1246368210=:18995--