From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (qmail 8926 invoked by alias); 6 Nov 2018 17:35:40 -0000 Mailing-List: contact gdb-patches-help@sourceware.org; run by ezmlm Precedence: bulk List-Id: List-Subscribe: List-Archive: List-Post: List-Help: , Sender: gdb-patches-owner@sourceware.org Received: (qmail 8827 invoked by uid 89); 6 Nov 2018 17:35:31 -0000 Authentication-Results: sourceware.org; auth=none X-Spam-SWARE-Status: No, score=-25.4 required=5.0 tests=AWL,BAYES_00,GIT_PATCH_0,GIT_PATCH_1,GIT_PATCH_2,GIT_PATCH_3,RCVD_IN_DNSWL_NONE,SPF_PASS autolearn=ham version=3.3.2 spammy=(unknown) X-HELO: mail-wr1-f67.google.com Received: from mail-wr1-f67.google.com (HELO mail-wr1-f67.google.com) (209.85.221.67) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with ESMTP; Tue, 06 Nov 2018 17:35:29 +0000 Received: by mail-wr1-f67.google.com with SMTP id u9-v6so4147184wrr.0 for ; Tue, 06 Nov 2018 09:35:29 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=embecosm.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=aEuSlDiKsegkL1KgFElLvFUA60xexRY15a252yqeKZk=; b=WyT2A1VccYeVnmRbTKXvsbFVjy2QWmy7uGw39Lr9rBN6PwbcGrRR5VBCX7pVUM5vlJ b55To22838RjbFwhhs68dxZ70a56XJvmOgKQQTkJ8lNOX+i08gSF+jkZF/WHQNlEiU0f fKEhfqsYYTQlYQ4UamvIt9O9S+lSpQZyZI+yyGjuPAOZ4vQwQTWbfhKxwSYbeYcd74XL 7bu1eZ6pcdX/yQL3w1SGMAosL6BDCT0dJjuA9109yOQ8vkGRWOOoUyhNnLnBFnJEEFhk 2Uo8D/incQg3Ws4oQw+Tjz2mbVImd47UfszuAKWT7rS6xGCvKts2fsF9TBahfWM0Z824 4qUA== Return-Path: Received: from localhost (host81-148-252-35.range81-148.btcentralplus.com. [81.148.252.35]) by smtp.gmail.com with ESMTPSA id w11-v6sm20126188wrr.96.2018.11.06.09.35.26 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 06 Nov 2018 09:35:26 -0800 (PST) From: Andrew Burgess To: gdb-patches@sourceware.org Cc: vapier@gentoo.org, Andrew Burgess Subject: [PATCH 2/2] sim/cris: Fix references to cgen cpu directory Date: Tue, 06 Nov 2018 17:35:00 -0000 Message-Id: <812b9a92f4412fcb6fd4728f85c4fe6a367ab0b4.1541525137.git.andrew.burgess@embecosm.com> In-Reply-To: References: In-Reply-To: References: X-IsSubscribed: yes X-SW-Source: 2018-11/txt/msg00062.txt.bz2 Don't assume that cgen is located within the binutils-gdb tree. We already have CGEN_CPU_DIR and CPU_DIR defined, these are the cpu/ directory within cgen, and the cpu/ directory within binutils-cpu. The cris target tries to find CPU_DIR relative to the cgen source tree, which can be wrong when building with an out of tree cgen. sim/cris/ChangeLog: * Makefile.in: Replace uses of CGEN_CPU_DIR with CPU_DIR, and remove the definition of CGEN_CPU_DIR. --- sim/cris/ChangeLog | 5 +++++ sim/cris/Makefile.in | 18 ++++++++---------- 2 files changed, 13 insertions(+), 10 deletions(-) diff --git a/sim/cris/Makefile.in b/sim/cris/Makefile.in index 2c901fdcab..f5880eaf29 100644 --- a/sim/cris/Makefile.in +++ b/sim/cris/Makefile.in @@ -45,8 +45,6 @@ NL_TARGET = -DNL_TARGET_cris ## COMMON_POST_CONFIG_FRAG -CGEN_CPU_DIR = $(CGENDIR)/../cpu - arch = cris sim-if.o: sim-if.c $(SIM_MAIN_DEPS) $(sim-core_h) $(sim-options_h) @@ -140,17 +138,17 @@ CGEN_MAINT = ; @true # Useful when making CGEN-generated files manually, without --enable-cgen-maint. stamps: stamp-v10fmloop stamp-v32fmloop stamp-arch stamp-v10fcpu stamp-v32fcpu stamp-desc -stamp-arch: $(CGEN_READ_SCM) $(CGEN_ARCH_SCM) $(CGEN_CPU_DIR)/cris.cpu Makefile +stamp-arch: $(CGEN_READ_SCM) $(CGEN_ARCH_SCM) $(CPU_DIR)/cris.cpu Makefile $(MAKE) cgen-arch $(CGEN_FLAGS_TO_PASS) mach=crisv10,crisv32 \ - archfile=$(CGEN_CPU_DIR)/cris.cpu \ + archfile=$(CPU_DIR)/cris.cpu \ FLAGS="with-scache with-profile=fn" touch stamp-arch arch.h arch.c cpuall.h: $(CGEN_MAINT) stamp-arch # The sed-hack is supposed to be temporary, until we get CGEN to emit it. -stamp-v10fcpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(CGEN_CPU_DIR)/cris.cpu Makefile +stamp-v10fcpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(CPU_DIR)/cris.cpu Makefile $(MAKE) cgen-cpu-decode $(CGEN_FLAGS_TO_PASS) \ - archfile=$(CGEN_CPU_DIR)/cris.cpu \ + archfile=$(CPU_DIR)/cris.cpu \ cpu=crisv10f mach=crisv10 SUFFIX=v10 FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEMSW)" $(SHELL) $(srcroot)/move-if-change $(srcdir)/semv10-switch.c $(srcdir)/semcrisv10f-switch.c sed -ne 'p; s/^\(#include "sim-assert.h"\)$$/#include "cgen-ops.h"/p' < $(srcdir)/decodev10.c > decodev10.c.tmp @@ -158,9 +156,9 @@ stamp-v10fcpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(CGEN_CPU_DI touch stamp-v10fcpu cpuv10.h cpuv10.c semcrisv10f-switch.c modelv10.c decodev10.c decodev10.h: $(CGEN_MAINT) stamp-v10fcpu -stamp-v32fcpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(CGEN_CPU_DIR)/cris.cpu Makefile +stamp-v32fcpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(CPU_DIR)/cris.cpu Makefile $(MAKE) cgen-cpu-decode $(CGEN_FLAGS_TO_PASS) \ - archfile=$(CGEN_CPU_DIR)/cris.cpu \ + archfile=$(CPU_DIR)/cris.cpu \ cpu=crisv32f mach=crisv32 SUFFIX=v32 FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEMSW)" $(SHELL) $(srcroot)/move-if-change $(srcdir)/semv32-switch.c $(srcdir)/semcrisv32f-switch.c sed -ne 'p; s/^\(#include "sim-assert.h"\)$$/#include "cgen-ops.h"/p' < $(srcdir)/decodev32.c > decodev32.c.tmp @@ -168,9 +166,9 @@ stamp-v32fcpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(CGEN_CPU_DI touch stamp-v32fcpu cpuv32.h cpuv32.c semcrisv32f-switch.c modelv32.c decodev32.c decodev32.h: $(CGEN_MAINT) stamp-v32fcpu -stamp-desc: $(CGEN_READ_SCM) $(CGEN_DESC_SCM) $(CGEN_CPU_DIR)/cris.cpu Makefile +stamp-desc: $(CGEN_READ_SCM) $(CGEN_DESC_SCM) $(CPU_DIR)/cris.cpu Makefile $(MAKE) cgen-desc $(CGEN_FLAGS_TO_PASS) \ - archfile=$(CGEN_CPU_DIR)/cris.cpu \ + archfile=$(CPU_DIR)/cris.cpu \ cpu=cris mach=all touch stamp-desc cris-desc.c cris-desc.h cris-opc.h: $(CGEN_MAINT) stamp-desc -- 2.14.5