From: <srinath.parvathaneni@arm.com>
To: <gdb-patches@sourceware.org>
Cc: <simark@simark.ca>, <luis.machado.foss@gmail.com>,
<thiago.bauermann@linaro.org>, <guinevere@redhat.com>,
<Ezra.Sitorus@arm.com>, <Matthieu.Longo@arm.com>,
<peter.maydell@linaro.org>,
Srinath Parvathaneni <srinath.parvathaneni@arm.com>
Subject: [PATCH v5 4/5] gdb/aarch64: Add core file and signal frame support for FEAT_S1POE
Date: Wed, 16 Sep 2026 09:18:02 +0000 [thread overview]
Message-ID: <20260916091803.110110-5-srinath.parvathaneni@arm.com> (raw)
In-Reply-To: <20260916091803.110110-1-srinath.parvathaneni@arm.com>
From: Srinath Parvathaneni <srinath.parvathaneni@arm.com>
Add support for POR_EL0 dumps/reads for core files and also the
support for reading the POE values in the signal frame.
Approved-by: Thiago Jung Bauermann <thiago.bauermann@linaro.org>
---
gdb/aarch64-linux-tdep.c | 47 ++++++++++++++++++++++++++++++++++++++++
1 file changed, 47 insertions(+)
diff --git a/gdb/aarch64-linux-tdep.c b/gdb/aarch64-linux-tdep.c
index 1b2d4435088..a9cf6e3127f 100644
--- a/gdb/aarch64-linux-tdep.c
+++ b/gdb/aarch64-linux-tdep.c
@@ -171,6 +171,7 @@
#define AARCH64_ZT_MAGIC 0x5a544e01
#define AARCH64_GCS_MAGIC 0x47435300
#define AARCH64_FPMR_MAGIC 0x46504d52
+#define AARCH64_POE_MAGIC 0x504f4530
/* Defines for the extra_context that follows an AARCH64_EXTRA_MAGIC. */
#define AARCH64_EXTRA_DATAP_OFFSET 8
@@ -220,6 +221,9 @@
/* FPMR constants. */
#define AARCH64_FPMR_OFFSET 8
+/* POE constants. */
+#define AARCH64_POE_OFFSET 8
+
/* Holds information about the signal frame. */
struct aarch64_linux_sigframe
{
@@ -273,6 +277,10 @@ struct aarch64_linux_sigframe
/* FPMR value. */
CORE_ADDR fpmr = 0;
+ /* True if we have a POE entry in the signal context, false otherwise. */
+ bool poe_available = false;
+ /* POE value. */
+ CORE_ADDR poe = 0;
};
/* Read an aarch64_ctx, returning the magic value, and setting *SIZE to the
@@ -605,6 +613,22 @@ aarch64_linux_read_signal_frame_info (const frame_info_ptr &this_frame,
section += size;
break;
}
+ case AARCH64_POE_MAGIC:
+ {
+ gdb_byte buf[8];
+ if (target_read_memory (section + AARCH64_POE_OFFSET,
+ buf, 8) != 0)
+ {
+ warning (_("Failed to read the POE section address from the"
+ " signal frame context."));
+ section += size;
+ break;
+ }
+ signal_frame.poe = extract_unsigned_integer (buf, 8, byte_order);
+ signal_frame.poe_available = true;
+ section += size;
+ break;
+ }
case AARCH64_EXTRA_MAGIC:
{
/* Extra is always the last valid section in reserved and points to
@@ -775,6 +799,10 @@ aarch64_linux_sigframe_init (const struct tramp_frame *self,
signal_frame.fpmr);
}
+ /* Handle POE register. */
+ if (tdep->has_poe () && signal_frame.poe_available)
+ trad_frame_set_reg_value (this_cache, tdep->poe_regnum, signal_frame.poe);
+
/* Restore the tpidr2 register, if the target supports it and if there is
an entry for it. */
if (signal_frame.tpidr2_section != 0 && tdep->has_tls ()
@@ -828,6 +856,7 @@ aarch64_linux_sigframe_prev_arch (const frame_info_ptr &this_frame,
features.vq = sve_vq_from_vl (signal_frame.vl);
features.svq = (uint8_t) sve_vq_from_vl (signal_frame.svl);
features.fpmr = signal_frame.fpmr_available;
+ features.poe = signal_frame.poe_available;
struct gdbarch_info info;
info.bfd_arch_info = bfd_lookup_arch (bfd_arch_aarch64, bfd_mach_aarch64);
@@ -1655,6 +1684,23 @@ aarch64_linux_iterate_over_regset_sections (struct gdbarch *gdbarch,
&aarch64_linux_fpmr_regset, "FPMR", cb_data);
}
+ if (tdep->has_poe ())
+ {
+ const struct regcache_map_entry poe_regmap[] =
+ {
+ { 1, tdep->poe_regnum, sizeof (uint64_t) },
+ { 0 }
+ };
+
+ const struct regset aarch64_linux_poe_regset =
+ {
+ poe_regmap, regcache_supply_regset, regcache_collect_regset
+ };
+
+ cb (".reg-aarch-poe", sizeof (uint64_t), sizeof (uint64_t),
+ &aarch64_linux_poe_regset, "POE register", cb_data);
+ }
+
if (tdep->has_pauth ())
{
/* Create this on the fly in order to handle the variable location. */
@@ -1768,6 +1814,7 @@ aarch64_linux_core_read_description (struct gdbarch *gdbarch,
features.gcs = features.gcs_linux = hwcap & AARCH64_HWCAP_GCS;
features.mte = hwcap2 & AARCH64_HWCAP2_MTE;
features.fpmr = hwcap2 & AARCH64_HWCAP2_FPMR;
+ features.poe = hwcap2 & AARCH64_HWCAP2_POE;
/* Handle the TLS section. */
asection *tls = bfd_get_section_by_name (abfd, ".reg-aarch-tls");
--
2.43.0
next prev parent reply other threads:[~2026-09-16 9:20 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-16 9:17 [PATCH v5 0/5] gdb/aarch64: Add POR_EL0 register " srinath.parvathaneni
2026-09-16 9:17 ` [PATCH v5 1/5] " srinath.parvathaneni
2026-09-16 9:18 ` [PATCH v5 2/5] gdb: Improve SIGSEGV diagnostics for POE faults srinath.parvathaneni
2026-09-16 9:18 ` [PATCH v5 3/5] gdbserver/aarch64: Add POR_EL0 register support srinath.parvathaneni
2026-09-16 9:18 ` srinath.parvathaneni [this message]
2026-09-16 9:18 ` [PATCH v5 5/5] gdb/testsuite: Add FEAT_S1POE testcases srinath.parvathaneni
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260916091803.110110-5-srinath.parvathaneni@arm.com \
--to=srinath.parvathaneni@arm.com \
--cc=Ezra.Sitorus@arm.com \
--cc=Matthieu.Longo@arm.com \
--cc=gdb-patches@sourceware.org \
--cc=guinevere@redhat.com \
--cc=luis.machado.foss@gmail.com \
--cc=peter.maydell@linaro.org \
--cc=simark@simark.ca \
--cc=thiago.bauermann@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox