From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from simark.ca by simark.ca with LMTP id aH1iIHJmBGpiOTYAWB0awg (envelope-from ) for ; Wed, 13 May 2026 07:54:26 -0400 Authentication-Results: simark.ca; dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.a=rsa-sha256 header.s=selector1 header.b=gOom6Dbp; dkim-atps=neutral Received: by simark.ca (Postfix, from userid 112) id 67F671E093; Wed, 13 May 2026 07:54:26 -0400 (EDT) X-Spam-Checker-Version: SpamAssassin 4.0.1 (2024-03-25) on simark.ca X-Spam-Level: X-Spam-Status: No, score=-3.4 required=5.0 tests=ARC_SIGNED,ARC_VALID,BAYES_00, DKIMWL_WL_HIGH,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,MAILING_LIST_MULTI, RCVD_IN_DNSWL_MED,RCVD_IN_VALIDITY_CERTIFIED_BLOCKED, RCVD_IN_VALIDITY_RPBL_BLOCKED,RCVD_IN_VALIDITY_SAFE_BLOCKED autolearn=ham autolearn_force=no version=4.0.1 Received: from vm01.sourceware.org (vm01.sourceware.org [38.145.34.32]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange x25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by simark.ca (Postfix) with ESMTPS id 72E911E093 for ; Wed, 13 May 2026 07:54:24 -0400 (EDT) Received: from vm01.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id BB48D4BB58E3 for ; Wed, 13 May 2026 11:54:23 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org BB48D4BB58E3 Authentication-Results: sourceware.org; dkim=pass (1024-bit key, unprotected) header.d=amd.com header.i=@amd.com header.a=rsa-sha256 header.s=selector1 header.b=gOom6Dbp Received: from BL0PR03CU003.outbound.protection.outlook.com (mail-eastusazlp170120007.outbound.protection.outlook.com [IPv6:2a01:111:f403:c101::7]) by sourceware.org (Postfix) with ESMTPS id 7A7174BB3BEF for ; Wed, 13 May 2026 11:53:44 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 7A7174BB3BEF Authentication-Results: sourceware.org; dmarc=pass (p=quarantine dis=none) header.from=amd.com Authentication-Results: sourceware.org; spf=fail smtp.mailfrom=amd.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 7A7174BB3BEF Authentication-Results: sourceware.org; arc=pass smtp.remote-ip=2a01:111:f403:c101::7 ARC-Seal: i=2; a=rsa-sha256; d=sourceware.org; s=key; t=1778673224; cv=pass; b=t6X+1vJxFZUKK1whgsHq1YNuxHM2zEdcJKGI41ru1fT6mHTlNzSsDudvp33VhOzwRZ/G+S4LiEjv+gUjIUCT47iqOgBpGJAlBatjASdGZQ14EK0svcCIp4wV033f2whdxJgbHW2Ctd9Q3IHx7/2vdMwi/W2S+bgHWjbwRbBs/+Q= ARC-Message-Signature: i=2; a=rsa-sha256; d=sourceware.org; s=key; t=1778673224; c=relaxed/simple; bh=7FZg0LwMPCbV0dFx96Rq/t4VnuFv/fgSVxe3kQXmeWY=; h=DKIM-Signature:From:To:Subject:Date:Message-ID:MIME-Version; b=ps2iN8kDXy9EvWOpNRLwU40W+v+ZNqAaS5ZRJI9okIctQNNxMdG8hz3WOCfR+ztJQGySzi1zTS8l7Wn6FdZALbkyCZD+fSVtDzJyW9KT5A7MNVQLSp7k5daA37NfaOmA5wflXi4j6n6c2Utspxc4L2J+XWU9lSdo+GFWJzgfYv0= ARC-Authentication-Results: i=2; sourceware.org; dkim=pass (1024-bit key, unprotected) header.d=amd.com header.i=@amd.com header.a=rsa-sha256 header.s=selector1 header.b=gOom6Dbp DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 7A7174BB3BEF ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=FGcnahuE52up0ef1eEe4ffvQHrL8cVZscJrJh0tCG8muCLdl7iGip7wdjWFiCsLNcm4WT2HKIRH6G+EWsFImeYVZJn+T2b6TLmfLBWgtVqwSMOKRbHS409ohMDvzweQThLpUh4/oqU/817axt5VZJYmF7vJygrD4HhmJRjYVIsBWMmSRSGvFI5WoHFWVUp5NhLvJbgkyzrdMYnCjt89P9BA27JkvmrZZCcsU4ef1XFmbCSk/wiNGlVvQxriX5jM+5ebY86OobhEBHL/rb1+faERmMx6to6B5WsEVocSeu4pAC9wWDZavSIKSZ1DBpoaUTYEBjMewVPTNDaESG73Bzw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ZWD6isD/SpOSH/NxiOoZI3zKmk8op1Oqh2pNAGQqeG8=; b=RQtFKUwgD9IcgPnqjzkPbz14Ea3LAxcwZhVZNh076TzK8ovx2Knn90s0LyN5OGdNxQYZflDCJqpE1DWPVjtyKiOR8lyRtJ+wseePf2cx7rukB75qhIu9ShmSUAk8BQJp954rzcNlPAWrAHuWIEnyIZI/hCtDZ9GuS3q4VkVOtDq6DPMPbThV97DdUdwNO2giFqnnk+H0Ifdzvu93V1cUV1b+x+Dnwz0S22vffaP1qB+/TJSt6nBuy3OpDM/UljmIdyAtQGxELmFPy0IB5dMCQ0G06KjCX0HVj02D1B+nPRIcAoX5dtxUgZ1cRQtNK4F3nfds0DheVIFG5rzGi427hw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=sourceware.org smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ZWD6isD/SpOSH/NxiOoZI3zKmk8op1Oqh2pNAGQqeG8=; b=gOom6DbpjjJH5RRjJrPzFVtFwZ5Qh5yQ2WS5cBzh2I50/qkWvT2xfWHY7cnc8HqhRSrFGPvWOkblRObfqZO5w3/Lutmsfmw2rc0k9taYZtF8CUZXMsyvYCgBE4YWwhImRgxZpwmzuNLHRZZPzrs/QyhhRU7K1P3nVpjb82vwzD0= Received: from MN0P221CA0004.NAMP221.PROD.OUTLOOK.COM (2603:10b6:208:52a::11) by MN2PR12MB4342.namprd12.prod.outlook.com (2603:10b6:208:264::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9913.11; Wed, 13 May 2026 11:53:35 +0000 Received: from BL6PEPF00020E61.namprd04.prod.outlook.com (2603:10b6:208:52a:cafe::1) by MN0P221CA0004.outlook.office365.com (2603:10b6:208:52a::11) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.21.25.18 via Frontend Transport; Wed, 13 May 2026 11:53:35 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=amd.com; Received-SPF: Pass (protection.outlook.com: domain of amd.com designates 165.204.84.17 as permitted sender) receiver=protection.outlook.com; client-ip=165.204.84.17; helo=satlexmb07.amd.com; pr=C Received: from satlexmb07.amd.com (165.204.84.17) by BL6PEPF00020E61.mail.protection.outlook.com (10.167.249.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.25.13 via Frontend Transport; Wed, 13 May 2026 11:53:35 +0000 Received: from ctr-rack32-mi300x-1.amd.com (10.180.168.240) by satlexmb07.amd.com (10.181.42.216) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.41; Wed, 13 May 2026 06:53:34 -0500 From: Tankut Baris Aktemur To: CC: Subject: [PATCH] gdb/doc: split 'AMD GPU' and 'AMD ROCm' acronyms Date: Wed, 13 May 2026 06:53:21 -0500 Message-ID: <20260513115321.2325396-1-tankutbaris.aktemur@amd.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.180.168.240] X-ClientProxiedBy: satlexmb08.amd.com (10.181.42.217) To satlexmb07.amd.com (10.181.42.216) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BL6PEPF00020E61:EE_|MN2PR12MB4342:EE_ X-MS-Office365-Filtering-Correlation-Id: f849bc4d-20a9-4179-beed-08deb0e64387 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|376014|1800799024|36860700016|13003099007|11063799003|56012099003|18002099003|3023799003; X-Microsoft-Antispam-Message-Info: 9WZU+i4xCEj63ZfHT77r6jCEHOFmMKjdcR3iy0IiItXKYB4TvDS8ngvI6g73BYHgrkrWszH+BG4h+djMKdG4Rddso5V+udbaDQFkMRtTwsuf/x74kBo5lAIdRwRU4VywqziCfReoBuTH973WCEqAW2L77WYSoBhNYl7bHT7AVSuIo0OSVEVP/bPvcoBJwvd2n8q7I97FU9Z5QJQgasLKC4PvzC1rNwvmCGyyz3/aDaNrz37U8nLreyLGpsj5/iIvZVH1nuvpYqz9MEN8wM0SszjiWs67TJBPbnFJIQwa1yoWphnUYX2FiP5q9bOp9ZVyZ65wP8GidrXmxNxOvMKKrhiwXmUlH3kEa5zFR9dabPh3/JVOGZVsDTAV0VuNcjjuAGn2D3NIUQDZfsVSmjLDx0aKUrXyDtYUiRdEHlBoVwpX/7xS5L2HgGWxwVQgNlS3cPkRBhXo6VqB4H9au6nB4p62zEq4GoM1ZbmoqlPSX93KP/lvDq/BiKwcLYM+wwTKeW3IQHfSn956EGpG5qW+Rfk/bfiacJGBTPUIVZN9j49XbZW4lfiVTlu96BcCuXk7kXAVHwRAzo4WOjhnnKyNoEayqGOu8vIFnnfg4XJ5UOvAMpCbOPSPjOLxPamjRN9j8FHNgOCfzbub4Gyk0wlPGCMDRNWXuQJQRXZSgmyyByJ6419sMxacPlot0GevuoQE X-Forefront-Antispam-Report: CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:satlexmb07.amd.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(82310400026)(376014)(1800799024)(36860700016)(13003099007)(11063799003)(56012099003)(18002099003)(3023799003); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: twJaWP5nD/Sy+kTA27U60qk31eEOoSN9SDOsKXQrFrqzCoCL07VTTmVONFjCTg4aqT9S2FgLYj3mjGw9ELAezXadBWPivnh1Q+UDTLtHBJ1BKBh/LxIqSTtXNTzWIsGVmvpuXCRztC0mfeh5hOKJRvanZkJYXwi95HL/kKPdHMjeKGHlSJhwZxUw0T9r+OaPRkmL4KXARtpAmg5mKdAfyMHqUWOoMjesj4f/YzjDRZuMXRHWSMp6gM5zNyFasMxptejyJCPlV02vrdDECNNObaOrvi91+VYt7Q61C6KQPnUWu+BD5dxGCzxkUs3jN4nIDZIO4XBXfmnBmYwIlG2/fmLyq5qLK2kkWPfySDI+VZzoxOzy4iCeLArWC1TABdoiznDoc9ASgl4cUvv4kbvHMJ6lKk5y8vBdMRYGIDlcQQYTCh1XCviYOncvMXqWXF22 X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 May 2026 11:53:35.4687 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f849bc4d-20a9-4179-beed-08deb0e64387 X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17]; Helo=[satlexmb07.amd.com] X-MS-Exchange-CrossTenant-AuthSource: BL6PEPF00020E61.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB4342 X-BeenThere: gdb-patches@sourceware.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gdb-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gdb-patches-bounces~public-inbox=simark.ca@sourceware.org Split @acronym{AMD GPU} into @acronym{AMD} @acronym{GPU}, and @acronym{AMD ROCm} into @acronym{AMD} @acronym{ROCm}. --- gdb/doc/gdb.texinfo | 110 +++++++++++++++++++++++--------------------- 1 file changed, 57 insertions(+), 53 deletions(-) diff --git a/gdb/doc/gdb.texinfo b/gdb/doc/gdb.texinfo index f6b3b114278..9de2c7a299e 100644 --- a/gdb/doc/gdb.texinfo +++ b/gdb/doc/gdb.texinfo @@ -26840,7 +26840,7 @@ all uses of @value{GDBN} with the architecture, both native and cross. * PowerPC:: * Sparc64:: * S12Z:: -* AMD GPU:: @acronym{AMD GPU} architectures +* AMD GPU:: @acronym{AMD} @acronym{GPU} architectures * RISC-V:: @end menu @@ -27602,59 +27602,60 @@ BDCCSR register. @end table @node AMD GPU -@subsection @acronym{AMD GPU} -@cindex @acronym{AMD GPU} support +@subsection @acronym{AMD} @acronym{GPU} +@cindex @acronym{AMD} @acronym{GPU} support -@value{GDBN} supports debugging programs offloaded to @acronym{AMD GPU} devices -using the @url{https://docs.amd.com/, @acronym{AMD ROCm}} platform. +@value{GDBN} supports debugging programs offloaded to @acronym{AMD} +@acronym{GPU} devices using the +@url{https://docs.amd.com/, @acronym{AMD} @acronym{ROCm}} platform. @value{GDBN} presents host threads alongside GPU wavefronts, allowing debugging both the host and device parts of the program simultaneously. -@subsubsection @acronym{AMD GPU} Architectures +@subsubsection @acronym{AMD} @acronym{GPU} Architectures -The list of @acronym{AMD GPU} architectures supported by @value{GDBN} depends -on the version of the AMD Debugger API library used. See its +The list of @acronym{AMD} @acronym{GPU} architectures supported by @value{GDBN} +depends on the version of the AMD Debugger API library used. See its @uref{https://docs.amd.com/bundle/ROCDebugger_User_and_API, documentation} for more details. -@subsubsection @acronym{AMD GPU} Device Driver and @acronym{AMD ROCm} Runtime +@subsubsection @acronym{AMD} @acronym{GPU} Device Driver and @acronym{AMD} @acronym{ROCm} Runtime -@value{GDBN} requires a compatible @acronym{AMD GPU} device driver to +@value{GDBN} requires a compatible @acronym{AMD} @acronym{GPU} device driver to be installed. A warning message is displayed if either the device driver version or the version of the debug support it implements is unsupported. @value{GDBN} will continue to function except no -@acronym{AMD GPU} debugging will be possible. +@acronym{AMD} @acronym{GPU} debugging will be possible. @value{GDBN} requires each agent to have compatible firmware installed by the device driver. A warning message is displayed if unsupported firmware is detected. @value{GDBN} will continue to function except -no @acronym{AMD GPU} debugging will be possible on the agent. +no @acronym{AMD} @acronym{GPU} debugging will be possible on the agent. -@value{GDBN} requires a compatible @acronym{AMD ROCm} runtime to be -loaded in order to detect @acronym{AMD GPU} code objects and +@value{GDBN} requires a compatible @acronym{AMD} @acronym{ROCm} runtime to be +loaded in order to detect @acronym{AMD} @acronym{GPU} code objects and wavefronts. A warning message is displayed if an unsupported -@acronym{AMD ROCm} runtime is detected, or there is an error or +@acronym{AMD} @acronym{ROCm} runtime is detected, or there is an error or restriction that prevents debugging. @value{GDBN} will continue to -function except no @acronym{AMD GPU} debugging will be possible. +function except no @acronym{AMD} @acronym{GPU} debugging will be possible. -@subsubsection @acronym{AMD GPU} Wavefronts +@subsubsection @acronym{AMD} @acronym{GPU} Wavefronts @cindex wavefronts -An @acronym{AMD GPU} wavefront is represented in @value{GDBN} as a +An @acronym{AMD} @acronym{GPU} wavefront is represented in @value{GDBN} as a thread. -Note that some @acronym{AMD GPU} architectures may have restrictions -on providing information about @acronym{AMD GPU} wavefronts created +Note that some @acronym{AMD} @acronym{GPU} architectures may have restrictions +on providing information about @acronym{AMD} @acronym{GPU} wavefronts created when @value{GDBN} is not attached (@pxref{AMD GPU Attaching -Restrictions, , @acronym{AMD GPU} Attaching Restrictions}). +Restrictions, , @acronym{AMD} @acronym{GPU} Attaching Restrictions}). When scheduler-locking is in effect (@pxref{set scheduler-locking}), new wavefronts created by the resumed thread (either CPU thread or GPU wavefront) are held in the halt state. -@subsubsection @acronym{AMD GPU} Code Objects +@subsubsection @acronym{AMD} @acronym{GPU} Code Objects -The @samp{info sharedlibrary} command will show the @acronym{AMD GPU} +The @samp{info sharedlibrary} command will show the @acronym{AMD} @acronym{GPU} code objects as file or memory URIs, together with the host's shared libraries. For example: @@ -27682,22 +27683,23 @@ process owning the memory containing the code object. The @var{offset} parameter is the memory address where the code object is found, and the @var{size} parameter is its size in bytes. -@acronym{AMD GPU} code objects are loaded into each @acronym{AMD GPU} -device separately. The @samp{info sharedlibrary} command may +@acronym{AMD} @acronym{GPU} code objects are loaded into each @acronym{AMD} +@acronym{GPU} device separately. The @samp{info sharedlibrary} command may therefore show the same code object loaded multiple times. As a -consequence, setting a breakpoint in @acronym{AMD GPU} code will +consequence, setting a breakpoint in @acronym{AMD} @acronym{GPU} code will result in multiple breakpoint locations if there are multiple -@acronym{AMD GPU} devices. +@acronym{AMD} @acronym{GPU} devices. -@subsubsection @acronym{AMD GPU} Entity Target Identifiers and Convenience Variables +@subsubsection @acronym{AMD} @acronym{GPU} Entity Target Identifiers and Convenience Variables -The @acronym{AMD GPU} entities have the following target identifier formats: +The @acronym{AMD} @acronym{GPU} entities have the following target +identifier formats: @table @asis @item Thread Target ID -The @acronym{AMD GPU} thread target identifier (@var{systag}) string has the -following format: +The @acronym{AMD} @acronym{GPU} thread target identifier (@var{systag}) +string has the following format: @smallexample AMDGPU Wave @var{agent-id}:@var{queue-id}:@var{dispatch-id}:@var{wave-id} (@var{work-group-x},@var{work-group-y},@var{work-group-z})/@var{work-group-thread-index} @@ -27706,10 +27708,10 @@ AMDGPU Wave @var{agent-id}:@var{queue-id}:@var{dispatch-id}:@var{wave-id} (@var{ @end table @anchor{AMD GPU Signals} -@subsubsection @acronym{AMD GPU} Signals +@subsubsection @acronym{AMD} @acronym{GPU} Signals -For @acronym{AMD GPU} wavefronts, @value{GDBN} maps target conditions to stop -signals in the following way: +For @acronym{AMD} @acronym{GPU} wavefronts, @value{GDBN} maps target +conditions to stop signals in the following way: @table @code @@ -27764,7 +27766,7 @@ Integer operation performed a division by zero. @end itemize By default, these conditions are not enabled to raise signals. The -@samp{set $mode} command can be used to change the @acronym{AMD GPU} +@samp{set $mode} command can be used to change the @acronym{AMD} @acronym{GPU} wavefront's register that has bits controlling which conditions are enabled to raise signals. The @samp{print $trapsts} command can be used to inspect which conditions have been detected even if they are @@ -27783,7 +27785,7 @@ either not mapped or accessed with incompatible permissions. If a single instruction raises more than one signal, they will be reported one at a time each time the wavefront is continued. -@subsubsection @acronym{AMD GPU} Memory Violation Reporting +@subsubsection @acronym{AMD} @acronym{GPU} Memory Violation Reporting A wavefront can report memory violation events. However, the program location at which they are reported may be after the machine instruction @@ -27796,8 +27798,8 @@ behavior: @kindex set amdgpu precise-memory @cindex AMD GPU precise memory event reporting @item set amdgpu precise-memory @var{mode} -Controls how @acronym{AMD GPU} devices detect memory violations, where -@var{mode} can be: +Controls how @acronym{AMD} @acronym{GPU} devices detect memory violations, +where @var{mode} can be: @table @code @@ -27808,8 +27810,8 @@ caused the memory violation. This is the default. @item on Requests that the program location will be immediately after the instruction that caused a memory violation. Enabling this mode may make -the @acronym{AMD GPU} device execution significantly slower as it has to -wait for each memory operation to complete before executing the next +the @acronym{AMD} @acronym{GPU} device execution significantly slower as it +has to wait for each memory operation to complete before executing the next instruction. @end table @@ -27826,7 +27828,7 @@ Displays the currently requested AMD GPU precise memory setting. @end table -@subsubsection @acronym{AMD GPU} Logging +@subsubsection @acronym{AMD} @acronym{GPU} Logging The @samp{set debug amd-dbgapi} command can be used to enable diagnostic messages in the @samp{amd-dbgapi} target. The @@ -27839,7 +27841,7 @@ to enable diagnostic messages from the @samp{amd-dbgapi} library (which log-level} command displays the current @samp{amd-dbgapi} library log level. @xref{set debug amd-dbgapi-lib}. -@subsubsection @acronym{AMD GPU} Restrictions +@subsubsection @acronym{AMD} @acronym{GPU} Restrictions @enumerate @@ -27850,8 +27852,9 @@ until the wavefront is next stopped. Memory updated by non-stopped wavefronts may not be visible until the wavefront is next stopped. @item The HIP runtime performs deferred code object loading by default. -@acronym{AMD GPU} code objects are not loaded until the first kernel is -launched. Before then, all breakpoints have to be set as pending breakpoints. +@acronym{AMD} @acronym{GPU} code objects are not loaded until the first kernel +is launched. Before then, all breakpoints have to be set as pending +breakpoints. If source line positions are used that only correspond to source lines in unloaded code objects, then @value{GDBN} may not set pending breakpoints, and @@ -27869,25 +27872,26 @@ of the @code{main} function. @item If no CPU thread is running, then @samp{Ctrl-C} is not able to stop -@acronym{AMD GPU} threads. This can happen for example if you enable +@acronym{AMD} @acronym{GPU} threads. This can happen for example if you enable @code{scheduler-locking} after the whole program stopped, and then resume an -@acronym{AMD GPU} thread. The only way to unblock the situation is to kill the -@value{GDBN} process. +@acronym{AMD} @acronym{GPU} thread. The only way to unblock the situation is +to kill the @value{GDBN} process. @anchor{AMD GPU Attaching Restrictions} @item -By default, for some architectures, the @acronym{AMD GPU} device driver causes -all @acronym{AMD GPU} wavefronts created when @value{GDBN} is not attached to -be unable to report the dispatch associated with the wavefront, or the -wavefront's work-group position. The @samp{info threads} command will display -this missing information with a @samp{?}. +By default, for some architectures, the @acronym{AMD} @acronym{GPU} device +driver causes all @acronym{AMD} @acronym{GPU} wavefronts created when +@value{GDBN} is not attached to be unable to report the dispatch associated +with the wavefront, or the wavefront's work-group position. The +@samp{info threads} command will display this missing information with a +@samp{?}. This does not affect wavefronts created while @value{GDBN} is attached which are always capable of reporting this information. If the @env{HSA_ENABLE_DEBUG} environment variable is set to @samp{1} when the -@acronym{AMD ROCm} runtime is initialized, then this information will be +@acronym{AMD} @acronym{ROCm} runtime is initialized, then this information will be available for all architectures even for wavefronts created when @value{GDBN} was not attached. -- 2.34.1