From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from simark.ca by simark.ca with LMTP id 2TjBAKC1A2rsYDQAWB0awg (envelope-from ) for ; Tue, 12 May 2026 19:20:00 -0400 Authentication-Results: simark.ca; dkim=pass (1024-bit key; unprotected) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=G9mKZcUt; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=G9mKZcUt; dkim-atps=neutral Received: by simark.ca (Postfix, from userid 112) id EB1E61E067; Tue, 12 May 2026 19:19:59 -0400 (EDT) X-Spam-Checker-Version: SpamAssassin 4.0.1 (2024-03-25) on simark.ca X-Spam-Level: X-Spam-Status: No, score=-2.4 required=5.0 tests=ARC_SIGNED,ARC_VALID,BAYES_00, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,MAILING_LIST_MULTI, RCVD_IN_DNSWL_MED,RCVD_IN_VALIDITY_CERTIFIED_BLOCKED, RCVD_IN_VALIDITY_RPBL_BLOCKED,RCVD_IN_VALIDITY_SAFE_BLOCKED autolearn=ham autolearn_force=no version=4.0.1 Received: from vm01.sourceware.org (vm01.sourceware.org [38.145.34.32]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange x25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by simark.ca (Postfix) with ESMTPS id 882241E067 for ; Tue, 12 May 2026 19:19:58 -0400 (EDT) Received: from vm01.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id D45954BB58B0 for ; Tue, 12 May 2026 23:19:57 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org D45954BB58B0 Authentication-Results: sourceware.org; dkim=pass (1024-bit key, unprotected) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=G9mKZcUt; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=G9mKZcUt Received: from OSPPR02CU001.outbound.protection.outlook.com (mail-norwayeastazlp170130007.outbound.protection.outlook.com [IPv6:2a01:111:f403:c20f::7]) by sourceware.org (Postfix) with ESMTPS id D80894BB5880 for ; Tue, 12 May 2026 23:18:36 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org D80894BB5880 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org D80894BB5880 Authentication-Results: sourceware.org; arc=pass smtp.remote-ip=2a01:111:f403:c20f::7 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1778627917; cv=pass; b=T7kOyGAn84hhAh6wQFfYcxHz0rn9ePJ5PGyYRbAF6DR71Aap/+GTxBxwB9HcYHhlrSTr1O2LFcW/MuxAXuiCsMuMclGyaXbJaRUuDDTJ+MxcK4BjR50NEwqtXAJULNI6+CeGIcNYeIM9dDHz9uzXcDYG2Pv/ACm5p3DKLBUcptw= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1778627917; c=relaxed/simple; bh=Vi5W/BYUOQ642tU0aEsZqJbq4t4c6LxKKgaiM1eoXmY=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=yEcOLlb/haX1IX41WYF+OJ5rAQLDcaL6vuCynxVNvXvWA5cPLZmcmRiisV9+RhvOBJo82iA09ZqzTMVRH5FU9jfeNQhC/hcOaRce68bcRW1REeMLfbpuzfU/rMeuJmj4UJXTE53H7hM7SDpLIkAteGhgULBg/9+twyFGdITerYQ= ARC-Authentication-Results: i=3; sourceware.org; dkim=pass (1024-bit key, unprotected) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=G9mKZcUt; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=G9mKZcUt DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org D80894BB5880 ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=sSlZ1mQIim8yu6WcPxDvUfkCQYNC/Fz3aaepgeykZ8y6kS/ET6SSq/CaIC9bJdYSnNAaeIJslkz77B0HU5LYs+l5wfiztqmKNaN0u3UhRXP79Vv5jJIWPHcUETX3WBTxbd3A+q3LvmXM52HFNjgGdMiOK6tGoEnfkgThd3+MeprNdOwMhDEMW1C528Uk17zCl1fGi3a4TQ80sHt0yUWTaWkamaCtQoQOsvI6no2ZeTpnyH+r0JMNRiCYiN12FDh/CMcC7It3Jx4RNWActc7SfWNBOyrmO1FkAzZTL74bDuawcY3mV6/UDwwzPpdeiTdx97FcFsVlQcrzhj9I09BSuQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Htv3NQadfqRzMMNFeaIG7MCFjnIYPNIZdMaXGCPQ3Ug=; b=M5jTBTO5D4SWHwDI5DTga6YLydApeIzyDIyXLS3iU09jDHEgdf3vy9YvGBv6TF4hVxhIn0ri5PmzpTpzqlpUzqz4WrrmwzWWWnU/IuV2197XBFyQRz9d4YXIooZh6LFGQIl5wwFkXz3ZBaZzqRjZ5zy5bl+OskEzp8qJRxdqkYFjRKwjRxNBv805Gs00CtP1vlLYeFLg0WMx7SW+SN3zh+KwB5kkRUt4FsEhYl2Q6+sdZC2Bm32EapGW6iRaxxSv09iolDUI619qgC0Rv8Sq7KqwWcaqrLReT674Ndue/RWU5Y7eO55UQfffvySXvNHUQodU8LjOonHRhC/Hk5iH+w== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 4.158.2.129) smtp.rcpttodomain=sourceware.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Htv3NQadfqRzMMNFeaIG7MCFjnIYPNIZdMaXGCPQ3Ug=; b=G9mKZcUt4r+eoAfA+Dz53UhfQvkZVZzuW9pJbnMzx4FNsyVrux/kIn9pdZzgaZYFVrDobYJrRFdNQD/iLlIHJyJ2ftSB1dKLpUMlrUaJK1MojVNCGc1TzAh+DiscGD0x+js1dgpp0qiqVyqMrH9+i7Clc/chWkGfDi7aZL3aBoY= Received: from AM0PR10CA0005.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:208:17c::15) by VI1PR08MB5501.eurprd08.prod.outlook.com (2603:10a6:803:138::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9913.11; Tue, 12 May 2026 23:18:15 +0000 Received: from AMS1EPF00000046.eurprd04.prod.outlook.com (2603:10a6:208:17c:cafe::22) by AM0PR10CA0005.outlook.office365.com (2603:10a6:208:17c::15) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9891.21 via Frontend Transport; Tue, 12 May 2026 23:18:14 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 4.158.2.129) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 4.158.2.129 as permitted sender) receiver=protection.outlook.com; client-ip=4.158.2.129; helo=outbound-uk1.az.dlp.m.darktrace.com; pr=C Received: from outbound-uk1.az.dlp.m.darktrace.com (4.158.2.129) by AMS1EPF00000046.mail.protection.outlook.com (10.167.16.43) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.21.25.13 via Frontend Transport; Tue, 12 May 2026 23:18:14 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=HlZAgIDUhbldu3p6RLEDN1/Z85sD9TJ4ec+9Vutje5iOgupp6LgXjjGXqroCjjo7tcKU5eyAWri5UZ8AoNX49Z7GrWOSmyGZs8RtURgM3ba4bi7rd5v2gm04nwQdg2TDjp2yvud3+V+vASjjsCv6pdoiIppNoMq3EjWE+1hxKUb89z6JQ9toZhPPQpIDowbHe4RUM3k0RNUCZQM3IBFIrGrJFwVupPkICXS0rSifGPU0nayC9LjXgHFZZ1gTQYDL6jnQXdgg472P3DNi9bfNZoV4MEF6pl/PqmbD+pt0eamgCBwua1ggGdrseFYjs6rFZ/M1moZjHPdgFrx4rVjJKg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Htv3NQadfqRzMMNFeaIG7MCFjnIYPNIZdMaXGCPQ3Ug=; b=HHq4yX+8wFgQltTO0+UjtsiUynqxe0WB9Y8rylGGf2uvQYUr5FxGp36ZcJRb56npzwH2YqMmmrNQ/gIIbcQe1YFowgjGisDiNxrGUK12mf5E2FYSviLTjPDBqyW/MBubEjRacVF9P29OAa7ABrYSC2DO0SQnAlRkWKggd2zoM3dq5bla2CEfF5Fr0yLNr0ecz9OaPy6GnN1zCicKAZEYhh+cXq7DUYtgIi1o6avj3E7EyUcUNsvPu84BheFlFIK4+2MyIJPmRw5fbuzQksQpguazUV8WS0eEoeFiLz6dngXVIv5SbUTWPwr8lxxxsuKREGrsYC+6MJuuh9VrMX7D/w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 172.205.89.229) smtp.rcpttodomain=sourceware.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Htv3NQadfqRzMMNFeaIG7MCFjnIYPNIZdMaXGCPQ3Ug=; b=G9mKZcUt4r+eoAfA+Dz53UhfQvkZVZzuW9pJbnMzx4FNsyVrux/kIn9pdZzgaZYFVrDobYJrRFdNQD/iLlIHJyJ2ftSB1dKLpUMlrUaJK1MojVNCGc1TzAh+DiscGD0x+js1dgpp0qiqVyqMrH9+i7Clc/chWkGfDi7aZL3aBoY= Received: from DU6P191CA0068.EURP191.PROD.OUTLOOK.COM (2603:10a6:10:53e::20) by PAXPR08MB6462.eurprd08.prod.outlook.com (2603:10a6:102:155::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9913.11; Tue, 12 May 2026 23:17:09 +0000 Received: from DB1PEPF0003922E.eurprd03.prod.outlook.com (2603:10a6:10:53e:cafe::3a) by DU6P191CA0068.outlook.office365.com (2603:10a6:10:53e::20) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9913.12 via Frontend Transport; Tue, 12 May 2026 23:17:09 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 172.205.89.229) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 172.205.89.229 as permitted sender) receiver=protection.outlook.com; client-ip=172.205.89.229; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (172.205.89.229) by DB1PEPF0003922E.mail.protection.outlook.com (10.167.8.101) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9913.8 via Frontend Transport; Tue, 12 May 2026 23:17:09 +0000 Received: from AZ-NEU-EX04.Arm.com (10.240.25.138) by AZ-NEU-EX03.Arm.com (10.240.25.137) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Tue, 12 May 2026 23:17:08 +0000 Received: from D2G2X7XGD1.arm.com (10.57.69.127) by mail.arm.com (10.240.25.138) with Microsoft SMTP Server id 15.2.2562.29 via Frontend Transport; Tue, 12 May 2026 23:17:08 +0000 From: To: CC: , , , Ezra Sitorus Subject: [PATCH v2 1/4] gdb/aarch64: record/replay support for LRCPC3 Date: Wed, 13 May 2026 00:17:04 +0100 Message-ID: <20260512231707.18123-2-Ezra.Sitorus@arm.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260512231707.18123-1-Ezra.Sitorus@arm.com> References: <20260512231707.18123-1-Ezra.Sitorus@arm.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: DB1PEPF0003922E:EE_|PAXPR08MB6462:EE_|AMS1EPF00000046:EE_|VI1PR08MB5501:EE_ X-MS-Office365-Filtering-Correlation-Id: acb323e5-c972-4503-c751-08deb07cbe2a x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; ARA:13230040|376014|36860700016|82310400026|1800799024|13003099007|56012099003|22082099003|18002099003|11063799003|3023799003; X-Microsoft-Antispam-Message-Info-Original: w9eN2BuY6CjJ0SQy5GuLtWNOzm4Q0bxw5hJ1a5UiO2YOTMfCiNh82piDc9AfKnO2cQyoGbR0aHNTEsp185WQWsfy+mHisBE4z4ONn0TQtV0CAkEx3ytPM0ihKoTq193KXJWJFOBDVB8Is/g27PW+NlmP354vmJ3YSgrktm145BjeX/4tlM69wqVLJ3hOJ91jEaPCYofg4IfInodg56sN734Rk4CZ85x7eZ4vzgTZCzpFeKFtMpk7T8NjFgG3b2OACGPCvKluOy4uoQNqoJ1AfbHUX5UzX6oHlW0HLQqXD/NJubdN+VoagUyUjwKJ6n3urxMp7+0QPLhXm2DAjlr23ZWPcsyQZgMeMZ8EFCL8EG1yqFr3diTI/KTUtDqki5hfOi8ug/T/SUxXotXq9iRZnwGA+nKJhpg9d64hZqZznWf/f199jnIEC+0sbO/mHX9OGVCRxuZXhBxSzR2PJNNJ070tcMwxtsiY9HEu1JQlzsdeSKvOnOsu2jo0OAiJlqXgXK0Ap1gM4d8DfjWR+uEgshP4Ir6Fx8cpzCpm32oVKn5NbsEC7UgGeV4BM/DUDWSDu3PlTZ+7v4pbYiI2RKgBYrRiJ8QBbRrGgS5hkkg0Ug8LnfBDYyQKcF894DMh+gMpIxnMUl41b/7I/w0hRGtTcBvv1IisPJFbeC9gebRjEzA2hDDa1cQin0huD/QCVQ0N X-Forefront-Antispam-Report-Untrusted: CIP:172.205.89.229; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(376014)(36860700016)(82310400026)(1800799024)(13003099007)(56012099003)(22082099003)(18002099003)(11063799003)(3023799003); DIR:OUT; SFP:1101; X-Exchange-RoutingPolicyChecked: e4b7p2i18Tzo3uoa253i5UGMxAmsAkbCVxYtWp4JpW/BOq5d6MIvdOCDvcdWZEMW4q42lxGuRR/OVBWsiGLfVpZWwN5XWds4rBQnvQXrI3PIx0wPVxe4SgEUZF/8J7CGqG6wIHqDm27+lLwORlg1+GHHwsUA/GbRzhsQmOZRgGcmi/9I8motrbwE+YQ2h8nNOZX9FV6gwy0oahA/SMqopLFNVqEqQVHwBEtwwIvUnQ5kyeKCl5gqY5k3YAtFS4W3qdji6novoasBqC0kLBuJeOW+diwkh9iTT1Ml4B4pcr+b3e7Ofy3YP6uymkHQzH/HzepEQPN4ev6IOgZBF1i92A== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR08MB6462 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS1EPF00000046.eurprd04.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 45ef4d99-4cc4-4861-8783-08deb07c976e X-Microsoft-Antispam: BCL:0; ARA:13230040|36860700016|376014|82310400026|14060799003|1800799024|35042699022|22082099003|18002099003|56012099003|13003099007|11063799003|3023799003; X-Microsoft-Antispam-Message-Info: 99HyI5wG0NyAGpgthR+G7oqSwHB7fzkm75+bIBklzrZgCWsXp570pHQNJxVoCcCdQvJ78dsuZBUUQn89Z1zOWGibSYTn2R29RAjmj5NTHr7i7UJC1be6gnV83bhKx1YAxrllooK9D3iEGl0pHYHh0bD8cC7SKxMaXi+24bsl/Y5VJ9HVIY6FWBiBYd9I+IxwBhvZiWM2041DvtG5rrYIKbFxr3egFcuG0T/59me+W+/Nm2RNbn73+sy6r+EhIPRcLKTzk33jytL3IBeoQykG9r6ScPvnZaS6DuTY9ra+GJ95rxP8kuVl410TkVa+ZZTFNUwWMQV4bNKj5IWBZTn5TcA30sSotRgKXxof2Rfb6qCpv9NIOJOv/o9/XH/O1Nelaz3VfNOKkftkllLplfRjAC3b1CK/KW7CdUj8LBTaGqMpUNY4fgxQGLhgwdBjbLBM/z1edWB0PoyuKI6+v4fIzLgCGt8iJQ3RXNAmRzGMCG61Gk6/vDpaeieQ2VjXCIPcq77jbyKlzyKTNEeJ64BFbLFbAyD72/HdpOTWubFYzygWARgyvdcazGjST7X+2rNDKGSKklak50rOo6/L1oC1KXtsmO/iiOFkkrOW7LdBESumGADN+5tMCOsRlF4RgNMrWeoFsWlKzrT1GRfKD9mCYZ6GSElta21GE9ODlBW99dwzpsFEUvmoqZdIFmwl44JE X-Forefront-Antispam-Report: CIP:4.158.2.129; CTRY:GB; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:outbound-uk1.az.dlp.m.darktrace.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(36860700016)(376014)(82310400026)(14060799003)(1800799024)(35042699022)(22082099003)(18002099003)(56012099003)(13003099007)(11063799003)(3023799003); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: cXNl94dtWmbwPGPJyqoWHh6YqBTmgnj8AZ0s0fsg+lcwO1cNQxYP2/A2hUkOPsbi2XUNw+6UAZ9v/kp+3vHkGfKC3RXWkYJW96qR1+QV7IREWZ9tD+q2q2l5kHQVMV4dmK5Cs1m9A53fv3ApQRALMlZ02GBipikkEY+cuQBsQxh7Xb55SIxcSYhSvzHJtr5xfdSgNH8jW1R9BkRg69iAegh4WvlDZMIIQH2b7C3lCPlGzi4D3HHcjjCT2gywBT3GxLgAjzcj412Luk1S1s0pOLQuIb/BJROy0aaBcJiZ7OXmjm6kiwgPiTQXRqBesejuZ+2EyIbJ4lU49Uix3k9tTLep2O02AGsNN6c3t3wm3lT31CtC/sWYjqNvKjce6Qh5x9/9SqI1fMJNoTIn1K/TgPsajwezrJ1O/u1LJ3ed6k1JUupnln10/HBrBcx9MxLv X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 May 2026 23:18:14.5117 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: acb323e5-c972-4503-c751-08deb07cbe2a X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[4.158.2.129]; Helo=[outbound-uk1.az.dlp.m.darktrace.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF00000046.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR08MB5501 X-BeenThere: gdb-patches@sourceware.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gdb-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gdb-patches-bounces~public-inbox=simark.ca@sourceware.org From: Ezra Sitorus FEAT_LRCPC3 introduces various load/store instructions with release consistency for cases where ordering is required. This patch teaches GDB to decode these instructions for recording and reversing. The gdb.reverse/aarch64-lrcpc3.exp testcase verifies that the instructions are recorded and correctly reversed. In particular, there are some interesting cases to note: * ldapur/stlur are SIMD instructions, but are not decoded in the simd function. * There are writeback cases to cover too. These were taken from the binutils testcases: gas/testsuite/gas/aarch64/rcpc3.s. The full testsuite was done on aarch64-none-linux-gnu without LRCPC3. The gdb.arch and gdb.reverse tests were run on Shrinkwrap with LRCPC3 support. Please note: 1) There is no support for LRCPC and LRCPC2 instructions 2) LRCPC3 is gated with +rcpc3 in GCC/binutils and LLVM. --- gdb/aarch64-tdep.c | 87 ++++++++ gdb/testsuite/gdb.reverse/aarch64-lrcpc3.c | 216 +++++++++++++++++++ gdb/testsuite/gdb.reverse/aarch64-lrcpc3.exp | 203 +++++++++++++++++ gdb/testsuite/lib/gdb.exp | 63 ++++++ 4 files changed, 569 insertions(+) create mode 100644 gdb/testsuite/gdb.reverse/aarch64-lrcpc3.c create mode 100644 gdb/testsuite/gdb.reverse/aarch64-lrcpc3.exp diff --git a/gdb/aarch64-tdep.c b/gdb/aarch64-tdep.c index 4befaa27..b10bba67 100644 --- a/gdb/aarch64-tdep.c +++ b/gdb/aarch64-tdep.c @@ -5812,6 +5812,93 @@ aarch64_record_load_store (aarch64_insn_decode_record *aarch64_insn_r) aarch64_insn_r->reg_rec_count = 1; } } + /* LRCPC3 instructions. This covers ldiapp/stilp, ldapur/stlur (FP/SIMD), + ldapr/stlr. */ + else if ((insn_bits24_27 & 0x0b) == 0x09 && insn_bits28_29 == 0x01 + && insn_bits10_11 == 0x02 && !insn_bit21) + { + /* ldapur/stlur (FP/SIMD), ldapr/stlr. We can differentiate between the + 2 types by checking the vector flag. */ + if (insn_bit23 || vector_flag) + { + /* For the vector instruction, the offset comes from the imm9 + bitfield, whereas the other can only take possible values from the + size bitfield. */ + int16_t imm9_off = sbits (aarch64_insn_r->aarch64_insn, 12, 20); + offset = vector_flag ? imm9_off : -(1 << size_bits); + uint32_t regnum_offset = vector_flag ? AARCH64_V0_REGNUM : 0; + if (ld_flag) + { + record_buf[0] = reg_rt + regnum_offset; + aarch64_insn_r->reg_rec_count = 1; + if (!vector_flag) + { + /* The Rn register always has writeback in LRCPC3. This is + not the case in LRCPC. */ + record_buf[1] = reg_rn; + aarch64_insn_r->reg_rec_count = 2; + } + } + else + { + regcache_raw_read_unsigned (aarch64_insn_r->regcache, reg_rn, + &address); + /* (vector_flag && insn_bit23) is the STLUR instruction with Q + register. */ + datasize = (vector_flag && insn_bit23) ? 128 : (8 << size_bits); + /* LRCPC3 adds STLR with a pre-indexed offset. There is another + STLR variant without offset but this has a different encoding. */ + if (!vector_flag) + { + record_buf[0] = reg_rn; + aarch64_insn_r->reg_rec_count = 1; + } + record_buf_mem[0] = datasize >> 3; + record_buf_mem[1] = address + offset; + aarch64_insn_r->mem_rec_count = 1; + } + } + else + { + /* ldiapp/stilp. */ + uint8_t opc2 = bits (aarch64_insn_r->aarch64_insn, 12, 15); + reg_rt2 = bits (aarch64_insn_r->aarch64_insn, 16, 20); + if (ld_flag) + { + record_buf[0] = reg_rt; + record_buf[1] = reg_rt2; + aarch64_insn_r->reg_rec_count = 2; + + /* If the registers don't match and there's no offset then + there's WB. */ + if (reg_rn != reg_rt && reg_rn != reg_rt2 && opc2 == 0) + { + record_buf[2] = reg_rn; + aarch64_insn_r->reg_rec_count = 3; + } + } + else + { + datasize = 8 << size_bits; + regcache_raw_read_unsigned (aarch64_insn_r->regcache, reg_rn, + &address); + offset = (opc2 == 0) ? (2 << size_bits) : 0; + address -= offset; + + record_buf_mem[0] = datasize >> 3; + record_buf_mem[1] = address; + record_buf_mem[2] = datasize >> 3; + record_buf_mem[3] = address + (datasize >> 3); + aarch64_insn_r->mem_rec_count = 2; + + if (offset != 0) + { + record_buf[0] = reg_rn; + aarch64_insn_r->reg_rec_count = 1; + } + } + } + } /* Load/store register (register offset) instructions. */ else if ((insn_bits24_27 & 0x0b) == 0x08 && insn_bits28_29 == 0x03 && insn_bits10_11 == 0x02 && insn_bit21) diff --git a/gdb/testsuite/gdb.reverse/aarch64-lrcpc3.c b/gdb/testsuite/gdb.reverse/aarch64-lrcpc3.c new file mode 100644 index 00000000..d61d3239 --- /dev/null +++ b/gdb/testsuite/gdb.reverse/aarch64-lrcpc3.c @@ -0,0 +1,216 @@ +/* This test program is part of GDB, the GNU debugger. + + Copyright 2024-2026 Free Software Foundation, Inc. + + This program is free software; you can redistribute it and/or modify + it under the terms of the GNU General Public License as published by + the Free Software Foundation; either version 3 of the License, or + (at your option) any later version. + + This program is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + GNU General Public License for more details. + + You should have received a copy of the GNU General Public License + along with this program. If not, see . */ + +#include +#include +#include + +#define INITIAL_STRING "This is just some string." +#define BUF_SIZE sizeof (INITIAL_STRING) + +#define PREPARE_SRC_AND_PTR(OFFSET) \ + strcpy (src, INITIAL_STRING); \ + __asm__ volatile ("mov x21, %0" \ + : \ + : "r"((uint64_t *)((uint8_t *)src + (OFFSET))) \ + : "x21") + +#define PREPARE_GPR(OFFSET) \ + __asm__ volatile ("mov x19, #0\n" ::: "x19"); \ + __asm__ volatile ("mov x20, #0\n" ::: "x20"); \ + PREPARE_SRC_AND_PTR (OFFSET) + +#define PREPARE_VECTOR_REG(OFFSET) \ + __asm__ volatile ("movi v22.2d, #0\n" ::: "v22"); \ + PREPARE_SRC_AND_PTR (OFFSET) + +int +main (void) +{ + alignas (16) char src[BUF_SIZE]; + + PREPARE_GPR (0); + /* Before ldiapp-0. */ + __asm__ volatile ("ldiapp x19, x20, [x21]\n" : : : "x19", "x20", "memory"); + /* After ldiapp-0. */ + + PREPARE_GPR (0); + /* Before ldiapp-1. */ + __asm__ volatile ("ldiapp w19, w20, [x21]\n" : : : "x19", "x20", "memory"); + /* After ldiapp-1. */ + + PREPARE_GPR (0); + /* Before ldiapp-2. */ + __asm__ volatile ("ldiapp x19, x20, [x21], #16\n" + : + : + : "x19", "x20", "x21", "memory"); + /* After ldiapp-2. */ + + PREPARE_GPR (0); + /* Before ldiapp-3. */ + __asm__ volatile ("ldiapp w19, w20, [x21], #8\n" + : + : + : "x19", "x20", "x21", "memory"); + /* After ldiapp-3. */ + /* Register overlap between source and destination registers. Since there is + no offset, writeback is disabled. */ + + PREPARE_GPR (0); + /* Before ldiapp-4. */ + __asm__ volatile ("ldiapp x21, x20, [x21]\n" : : : "x20", "x21", "memory"); + /* After ldiapp-4. */ + + PREPARE_GPR (0); + /* Before ldiapp-5. */ + __asm__ volatile ("ldiapp w21, w20, [x21]\n" : : : "x20", "x21", "memory"); + /* After ldiapp-5. */ + + PREPARE_GPR (0); + /* Before stilp-0. */ + __asm__ volatile ("stilp x19, x20, [x21]\n" : : : "memory"); + /* After stilp-0. */ + + PREPARE_GPR (0); + /* Before stilp-1. */ + __asm__ volatile ("stilp w19, w20, [x21]\n" : : : "memory"); + /* After stilp-1. */ + + PREPARE_GPR (16); + /* Before stilp-2. */ + __asm__ volatile ("stilp x19, x20, [x21, #-16]!\n" : : : "x21", "memory"); + /* After stilp-2. */ + + PREPARE_GPR (8); + /* Before stilp-3. */ + __asm__ volatile ("stilp w19, w20, [x21, #-8]!\n" : : : "x21", "memory"); + /* After stilp-3. */ + /* Register overlap. Since there is no offset, writeback is disabled. */ + + PREPARE_GPR (0); + /* Before stilp-4. */ + __asm__ volatile ("stilp x21, x20, [x21]\n" : : : "memory"); + /* After stilp-4. */ + + PREPARE_GPR (0); + /* Before stilp-5. */ + __asm__ volatile ("stilp w21, w20, [x21]\n" : : : "memory"); + /* After stilp-5. */ + + PREPARE_GPR (0); + /* Before ldapr-0. */ + __asm__ volatile ("ldapr x19, [x21], #8\n" : : : "x19", "x21", "memory"); + /* After ldapr-0. */ + + PREPARE_GPR (0); + /* Before ldapr-1. */ + __asm__ volatile ("ldapr w19, [x21], #4\n" : : : "x19", "x21", "memory"); + /* After ldapr-1. */ + + PREPARE_GPR (8); + /* Before stlr-0. */ + __asm__ volatile ("stlr x19, [x21, #-8]!\n" : : : "x21", "memory"); + /* After stlr-0. */ + + PREPARE_GPR (4); + /* Before stlr-1. */ + __asm__ volatile ("stlr w19, [x21, #-4]!\n" : : : "x21", "memory"); + /* After stlr-1. */ + + PREPARE_VECTOR_REG (0); + /* Before ldap1-0. */ + __asm__ volatile ("ldap1 {v22.d}[0], [x21]\n" : : : "v22", "memory"); + /* After ldap1-0. */ + + PREPARE_VECTOR_REG (0); + /* Before stl1-0. */ + __asm__ volatile ("stl1 {v22.d}[0], [x21]\n" : : : "memory"); + /* After stl1-0. */ + + PREPARE_VECTOR_REG (0); + /* Before ldapur-0. */ + __asm__ volatile ("ldapur d22, [x21]\n" : : : "v22", "memory"); + /* After ldapur-0. */ + + PREPARE_VECTOR_REG (0); + /* Before stlur-0. */ + __asm__ volatile ("stlur d22, [x21]\n" : : : "memory"); + /* After stlur-0. */ + + PREPARE_VECTOR_REG (256); + /* Before ldapur-1. */ + __asm__ volatile ("ldapur d22, [x21, #-256]\n" : : : "v22", "memory"); + /* After ldapur-1. */ + + PREPARE_VECTOR_REG (256); + /* Before stlur-1. */ + __asm__ volatile ("stlur d22, [x21, #-256]\n" : : : "memory"); + /* After stlur-1. */ + + PREPARE_VECTOR_REG (-255); + /* Before ldapur-2. */ + __asm__ volatile ("ldapur d22, [x21, #255]\n" : : : "v22", "memory"); + /* After ldapur-2. */ + + PREPARE_VECTOR_REG (-255); + /* Before stlur-2. */ + __asm__ volatile ("stlur d22, [x21, #255]\n" : : : "memory"); + /* After stlur-2. */ + + PREPARE_VECTOR_REG (0); + /* Before ldapur-3. */ + __asm__ volatile ("ldapur h22, [x21]\n" : : : "v22", "memory"); + /* After ldapur-3. */ + + PREPARE_VECTOR_REG (0); + /* Before stlur-3. */ + __asm__ volatile ("stlur h22, [x21]\n" : : : "memory"); + /* After stlur-3. */ + + PREPARE_VECTOR_REG (0); + /* Before ldapur-4. */ + __asm__ volatile ("ldapur s22, [x21]\n" : : : "v22", "memory"); + /* After ldapur-4. */ + + PREPARE_VECTOR_REG (0); + /* Before stlur-4. */ + __asm__ volatile ("stlur s22, [x21]\n" : : : "memory"); + /* After stlur-4. */ + + PREPARE_VECTOR_REG (0); + /* Before ldapur-5. */ + __asm__ volatile ("ldapur d22, [x21]\n" : : : "v22", "memory"); + /* After ldapur-5. */ + + PREPARE_VECTOR_REG (0); + /* Before stlur-5. */ + __asm__ volatile ("stlur d22, [x21]\n" : : : "memory"); + /* After stlur-5. */ + + PREPARE_VECTOR_REG (0); + /* Before ldapur-6. */ + __asm__ volatile ("ldapur q22, [x21]\n" : : : "v22", "memory"); + /* After ldapur-6. */ + + PREPARE_VECTOR_REG (0); + /* Before stlur-6. */ + __asm__ volatile ("stlur q22, [x21]\n" : : : "memory"); + /* After stlur-6. */ + + return 0; +} diff --git a/gdb/testsuite/gdb.reverse/aarch64-lrcpc3.exp b/gdb/testsuite/gdb.reverse/aarch64-lrcpc3.exp new file mode 100644 index 00000000..adcf2906 --- /dev/null +++ b/gdb/testsuite/gdb.reverse/aarch64-lrcpc3.exp @@ -0,0 +1,203 @@ +# Copyright 2024-2026 Free Software Foundation, Inc. + +# This program is free software; you can redistribute it and/or modify +# it under the terms of the GNU General Public License as published by +# the Free Software Foundation; either version 3 of the License, or +# (at your option) any later version. +# +# This program is distributed in the hope that it will be useful, +# but WITHOUT ANY WARRANTY; without even the implied warranty of +# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +# GNU General Public License for more details. +# +# You should have received a copy of the GNU General Public License +# along with this program. If not, see . + +# Test instruction record for AArch64 FEAT_LRCPC3 instructions. +# Based on gdb.reverse/aarch64-mops.exp +# +# The basic flow of the record tests are: +# 1) Stop before executing the instructions of interest. Record +# the initial value of the registers that the instruction will +# change, i.e. the destination register. +# 2) Execute the instructions. Record the new value of the +# registers that changed. +# 3) Reverse the direction of the execution and execute back to +# just before the instructions of interest. Record the final +# value of the registers of interest. +# 4) Check that the initial and new values of the registers are +# different, i.e. the instruction changed the registers as expected. +# 5) Check that the initial and final values of the registers are +# the same, i.e. GDB record restored the registers to their +# original values. + +require allow_aarch64_lrcpc3_tests + +standard_testfile + +if {[prepare_for_testing "failed to prepare" ${testfile} ${srcfile} \ + [list debug additional_flags=-march=armv8-a+rcpc3]]} { + return +} + +if {![runto_main]} { + return +} + +gdb_test_no_output "record full" + +proc test_single_asm {name diff_reg diff_var diff_mem same_reg same_var same_mem} { + with_test_prefix $name { + + set before_seq [gdb_get_line_number "Before ${name}"] + set after_seq [gdb_get_line_number "After ${name}"] + + set insn [lindex [split $name "-"] 0] + + gdb_test "break $before_seq" \ + "Breakpoint ${::decimal} at ${::hex}: file .*/aarch64-lrcpc3.c, line ${::decimal}\\." \ + "$insn before instruction sequence" + + gdb_continue_to_breakpoint "about to execute instruction sequence" \ + [multi_line ".*/aarch64-lrcpc3.c:${::decimal}" \ + "${::decimal}\[ \t\]+__asm__ volatile \\(\"${insn} .*\".*"] + + # Depending on the compiler, the line number information may put GDB a few + # instructions before the beginning of the asm statement. + arrive_at_instruction $insn + # Add a breakpoint that we're sure is at the prologue instruction. + gdb_test "break *\$pc" \ + "Breakpoint ${::decimal} at ${::hex}: file .*/aarch64-lrcpc3.c, line ${::decimal}\\." \ + "break at prologue instruction" + + # Record the initial memory and register values. + set regs [concat $diff_reg $same_reg] + set vars [concat $diff_var $same_var] + set mem [concat $diff_mem $same_mem] + foreach r $regs { + set ${r}_initial [capture_command_output "info register $r" ""] + } + foreach v $vars { + set ${v}_initial [get_valueof "/x" "$v" "unable to read $v" \ + "get $v initial value"] + } + foreach m $mem { + set ${m}_initial [capture_command_output "x/x $m" ""] + } + + gdb_test "break $after_seq" \ + "Breakpoint ${::decimal} at ${::hex}: file .*/aarch64-lrcpc3.c, line ${::decimal}\\." \ + "$insn after instruction sequence" + gdb_continue_to_breakpoint "executed instruction sequence" \ + [multi_line ".*/aarch64-lrcpc3.c:${::decimal}" ".*"] + + # Record the new memory and register values. + foreach r $regs { + set ${r}_new [capture_command_output "info register $r" ""] + } + foreach v $vars { + set ${v}_new [get_valueof "/x" "$v" "unable to read $v" \ + "get $v new value"] + } + foreach m $mem { + set ${m}_new [capture_command_output "x/x $m" ""] + } + + # Execute in reverse to before the instruction sequence. + gdb_test_no_output "set exec-direction reverse" + + gdb_continue_to_breakpoint "reversed execution of instruction sequence" \ + [multi_line ".*/aarch64-lrcpc3.c:${::decimal}" \ + "${::decimal}\[ \t\]+__asm__ volatile \\(\"${insn} .*\".*"] + + # Record the final memory and register values. + foreach r $regs { + set ${r}_final [capture_command_output "info register $r" ""] + } + foreach v $vars { + set ${v}_final [get_valueof "/x" "$v" "unable to read $v" \ + "get $v final value"] + } + foreach m $mem { + set ${m}_final [capture_command_output "x/x $m" ""] + } + + foreach v [concat $same_reg $same_var $same_mem] { + gdb_assert ![string compare [set ${v}_initial] [set ${v}_new]] \ + "check $v initial value versus $v new value" + gdb_assert ![string compare [set ${v}_initial] [set ${v}_final]] \ + "check $v initial value versus $v final value" + } + + foreach v [concat $diff_reg $diff_var $diff_mem] { + gdb_assert [string compare [set ${v}_initial] [set ${v}_new]] \ + "check $v initial value versus $v new value" + gdb_assert ![string compare [set ${v}_initial] [set ${v}_final]] \ + "check $v initial value versus $v final value" + } + + # Restore forward execution and go to end of recording. + gdb_test_no_output "set exec-direction forward" + gdb_test "record goto end" \ + [multi_line \ + "Go forward to insn number ${::decimal}" \ + "#0 main \\(\\) at .*/aarch64-lrcpc3.c:${::decimal}" \ + ".*"] + } +} + +set ldiapp_cases { + { ldiapp-0 { x19 x20 } { } { } { x21 } { } { src } } + { ldiapp-1 { w19 w20 } { } { } { x21 } { } { src } } + { ldiapp-2 { x19 x20 x21 } { } { } { } { } { src } } + { ldiapp-3 { w19 w20 x21 } { } { } { } { } { src } } + { ldiapp-4 { x21 x20 } { } { } { } { } { src } } + { ldiapp-5 { w21 w20 } { } { } { } { } { src } } +} + +set stilp_cases { + { stilp-0 { } { } { src } { x19 x20 x21 } { } { } } + { stilp-1 { } { } { src } { w19 w20 x21 } { } { } } + { stilp-2 { x21 } { } { src } { x19 x20 } { } { } } + { stilp-3 { x21 } { } { src } { x19 x20 } { } { } } + { stilp-4 { } { } { src } { x20 x21 } { } { } } + { stilp-5 { } { } { src } { w20 x21 } { } { } } +} + +set ldapr_stlr_cases { + { ldapr-0 { x19 x21 } { } { } { } { } { src } } + { ldapr-1 { w19 x21 } { } { } { } { } { src } } + { stlr-0 { x21 } { } { src } { x19 } { } { } } + { stlr-1 { x21 } { } { src } { w19 } { } { } } +} + +set ldap1_stl1_cases { + { ldap1-0 { v22 } { } { } { x21 } { } { src } } + { stl1-0 { } { } { src } { v22 } { } { } } +} + +set ldapur_stlur_cases { + { ldapur-0 { v22 } { } { } { x21 } { } { src } } + { stlur-0 { } { } { src } { x21 v22 } { } { } } + { ldapur-1 { v22 } { } { } { x21 } { } { src } } + { stlur-1 { } { } { src } { x21 v22 } { } { } } + { ldapur-2 { v22 } { } { } { x21 } { } { src } } + { stlur-2 { } { } { src } { x21 v22 } { } { } } + { ldapur-3 { v22 } { } { } { x21 } { } { src } } + { stlur-3 { } { } { src } { x21 v22 } { } { } } + { ldapur-4 { v22 } { } { } { x21 } { } { src } } + { stlur-4 { } { } { src } { x21 v22 } { } { } } + { ldapur-5 { v22 } { } { } { x21 } { } { src } } + { stlur-5 { } { } { src } { x21 v22 } { } { } } + { ldapur-6 { v22 } { } { } { x21 } { } { src } } + { stlur-6 { } { } { src } { x21 v22 } { } { } } +} + +set all_cases [concat \ + $ldiapp_cases $stilp_cases $ldapr_stlr_cases \ + $ldap1_stl1_cases $ldapur_stlur_cases] + +foreach c $all_cases { + lassign $c name diff_reg diff_var diff_mem same_reg same_var same_mem + test_single_asm $name $diff_reg $diff_var $diff_mem $same_reg $same_var $same_mem +} diff --git a/gdb/testsuite/lib/gdb.exp b/gdb/testsuite/lib/gdb.exp index 28709004..3f3197cb 100644 --- a/gdb/testsuite/lib/gdb.exp +++ b/gdb/testsuite/lib/gdb.exp @@ -5287,6 +5287,69 @@ gdb_caching_proc allow_aarch64_fpmr_tests {} { return $allow_fpmr_tests } +# Run a test on the target to see if it supports AArch64 LRCPC3 (Load-Acquire +# RCpc instructions) extensions. Return 1 if so, 0 if it does not. Note this +# causes a restart of GDB. + +gdb_caching_proc allow_aarch64_lrcpc3_tests {} { + global srcdir subdir gdb_prompt inferior_exited_re + + set me "allow_aarch64_lrcpc3_tests" + + if { ![is_aarch64_target] } { + return 0 + } + + # Take the opportunity to check whether the toolchain knows about LRCPC3. + set compile_flags "{additional_flags=-march=armv8-a+rcpc3}" + + # Compile a program that tests the LRCPC3 feature. + set src { + #include + #include + + /* Feature check for LRCPC3. */ + #ifndef HWCAP_LRCPC3 + #define HWCAP_LRCPC3 (1ULL << 46) + #endif + + int main (void) { + bool lrcpc3_supported = getauxval (AT_HWCAP2) & HWCAP_LRCPC3; + + /* Return success if LRCPC3 is supported. */ + return !lrcpc3_supported; + } + } + + if {![gdb_simple_compile $me $src executable $compile_flags]} { + return 0 + } + + # Compilation succeeded so now run it via gdb. + clean_restart + gdb_load $obj + gdb_run_cmd + gdb_expect { + -re ".*Illegal instruction.*${gdb_prompt} $" { + verbose -log "\n$me lrcpc3 support not detected" + set allow_lrcpc3_tests 0 + } + -re ".*$inferior_exited_re normally.*${gdb_prompt} $" { + verbose -log "\n$me: lrcpc3 support detected" + set allow_lrcpc3_tests 1 + } + default { + warning "\n$me: default case taken" + set allow_lrcpc3_tests 0 + } + } + gdb_exit + remote_file build delete $obj + + verbose "$me: returning $allow_lrcpc3_tests" 2 + return $allow_lrcpc3_tests +} + # Run a test on the target to see if it supports AArch64 MOPS (Memory # Operations) extensions. Return 1 if so, 0 if it does not. Note this # causes a restart of GDB. -- 2.53.0