From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from simark.ca by simark.ca with LMTP id CFg/H89dXGcchxUAWB0awg (envelope-from ) for ; Fri, 13 Dec 2024 11:16:15 -0500 Authentication-Results: simark.ca; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20230601 header.b=ekLefLK0; dkim-atps=neutral Received: by simark.ca (Postfix, from userid 112) id 7A31E1E0BB; Fri, 13 Dec 2024 11:16:15 -0500 (EST) X-Spam-Checker-Version: SpamAssassin 4.0.0 (2022-12-13) on simark.ca X-Spam-Level: X-Spam-Status: No, score=-5.4 required=5.0 tests=ARC_SIGNED,ARC_VALID,BAYES_00, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,FREEMAIL_FROM,LOTS_OF_MONEY, MAILING_LIST_MULTI,RCVD_IN_DNSWL_MED autolearn=unavailable autolearn_force=no version=4.0.0 Received: from server2.sourceware.org (server2.sourceware.org [8.43.85.97]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by simark.ca (Postfix) with ESMTPS id E1A921E092 for ; Fri, 13 Dec 2024 11:16:12 -0500 (EST) Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 848823857823 for ; Fri, 13 Dec 2024 16:16:12 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 848823857823 Authentication-Results: sourceware.org; dkim=pass (2048-bit key, unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20230601 header.b=ekLefLK0 Received: from mail-ed1-x52e.google.com (mail-ed1-x52e.google.com [IPv6:2a00:1450:4864:20::52e]) by sourceware.org (Postfix) with ESMTPS id 4A4DA385842C for ; Fri, 13 Dec 2024 15:57:56 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 4A4DA385842C Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=gmail.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 4A4DA385842C Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=2a00:1450:4864:20::52e ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1734105476; cv=none; b=ok5frS2Nsi+IdzyTEAgxI9AMqTe5ZHdloHR/D0LMXE0tbCCl77uSGYLnDH5V+Ay0oxjGJneiWpduqwmmqYDnlgPTJoufTMpjy4vxEWB37K/VGTNIw3dycW0fQIjS9sjlFXMEvz5RFQtrjtWqgcFP4at2zFIlBoRkoqTF+7zFPIc= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1734105476; c=relaxed/simple; bh=a5xIvsNzf7VIBl5YjEvPZDSp3Or3Z35udxSjQURV2O0=; h=DKIM-Signature:From:To:Subject:Date:Message-Id:MIME-Version; b=RN+f6yrzIfcwkBUZ7vWeVuF/VnUpg1oF4HoSoyYBe4f95ZNytYDOGKxrQLzDkerRPASH7BTWmXDP91x0MnrzY113nDnYAD7aNJjI9dFV+jSwg8h2ehbx8Se04kIcHMeLPP+EXdWxSBqDECYvk0kkBgb/6dLQQ2HrVTzIimJtQ2k= ARC-Authentication-Results: i=1; server2.sourceware.org DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 4A4DA385842C Received: by mail-ed1-x52e.google.com with SMTP id 4fb4d7f45d1cf-5d3e9f60bf4so3043108a12.3 for ; Fri, 13 Dec 2024 07:57:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1734105475; x=1734710275; darn=sourceware.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=OG/UonsEH1dlCJBhZzBxccMkpO+3scYdpgrDmg0DO/c=; b=ekLefLK0+li/UnkLDl9DYzN9tdSJGH6zh01CNjZWE7o9ejBocjzhc2HGgC4X98Ywwm 3bCVrfnSvjdYpZfTbfBsXOZa9yp2iJlNKbOVvmnH0q9MozWIuM3Wn/qw7xO+y0NWWFmS X2O7cO5oMpyZ0O4qcLR/FWKgz/buG3xZ57GT2ELiJOvqmaX2wl9CGKqjFpUW2bklygfP AOrPhbKEDHXXBQN7y7WQEV+R4rsPdxuxzjXyoBrm5Vd0/Zj0C6oppYiHLJO1BZnCtYVO 8uTjrnGiE5kQP0GaoS++8JK/MV2820Mrhp6H+l46AjfcNiaqg5gCJfxqWfLESYmkTZfS 6D2A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734105475; x=1734710275; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=OG/UonsEH1dlCJBhZzBxccMkpO+3scYdpgrDmg0DO/c=; b=KVfzaRd10unlR9F+Ohy00+6M5eOMxWh9dm6HMDYMMR5w8IQXr/wTGq2c0STzL13/KM HVdu+J5BT4MKSouePbWlDqwEuJzE5S9L/KnzJJd6T0rVejCh5lE58I1/3045+7XWsf65 yrMXlXOp+1OLyp14SKdbcHFewiIM/tEG1r9GreExTIWN2bxdSMzLKjiErCkHXMVQl5NI 21AkjQshh47fTxQ5t0wSm1A7++2ntDK3X5mtG34yo3O8y0vO0mGIrY/ewlZkYsb6e7OM dDJEJDpxVjQca6agoBZJzs1eCblUrEH4+b/8T2+yw6gQMQV2322yRevIWFdItdFBaz1V 4jog== X-Gm-Message-State: AOJu0YyGXc2dYVpjI5TZNcw8/L3r1OdVHXIj6nzsVR65KKgnLEgauNKa ok5Ymg1fMMJI3ZzKVw60AndZy+m5aI/loH73Ew7G/09/iNe1PiGI31lxGPiP X-Gm-Gg: ASbGncs01kGy+WezCQh1to0qO2wD37cODEiYHBenuJA74QDbyiDj8ncWmQ5hZpxkIa8 SiZ6OEaOA2WUAlFHdezhlapsXvdb9zHs2QIdW8TZIKrQnHtHNu2ohfrUU8NWASm3aEPni+NgXOR dxbpwiaN8X2hx2Hd7RQqoMIw5BFau05A51SGhDjQpR6WpFXqRMb6AbACIkpjzHGzQeuJ6xPuKBp 1TvP05+tmqY1NtxXdJn/cdYDinIDHB99wEqJNllIG5/dJtglh9ni3s9IUs/UT7eyRJsfnUK X-Google-Smtp-Source: AGHT+IE0mvy+1vdk9xdlrb8HWNhSpqibf8bRji9bLaUhd3w8p5pZC1KClfJN3W214IYj1KpjSISA4w== X-Received: by 2002:a05:6402:5405:b0:5d0:ceec:deec with SMTP id 4fb4d7f45d1cf-5d63c3080bemr2705885a12.13.1734105474353; Fri, 13 Dec 2024 07:57:54 -0800 (PST) Received: from SYRN16-0224-L.. ([109.245.202.111]) by smtp.googlemail.com with ESMTPSA id 4fb4d7f45d1cf-5d6501d5863sm95355a12.76.2024.12.13.07.57.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 13 Dec 2024 07:57:53 -0800 (PST) From: Milica Matic X-Google-Original-From: Milica Matic To: gdb-patches@sourceware.org Cc: milica.matic@htecgroup.com, simark@simark.ca, cfu@wavecomp.com, aburgess@redhat.com, kevinb@redhat.com, macro@orcam.me.uk, djordje.todorovic@htecgroup.com, Faraz Shahbazker Subject: [PATCH 15/21] Accept MCU mapped string operands as constants Date: Fri, 13 Dec 2024 16:53:22 +0100 Message-Id: <20241213155328.406003-17-milica.matic@htecgroup.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241213155328.406003-1-milica.matic@htecgroup.com> References: <20241213155328.406003-1-milica.matic@htecgroup.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-BeenThere: gdb-patches@sourceware.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gdb-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gdb-patches-bounces~public-inbox=simark.ca@sourceware.org From: Faraz Shahbazker This update improves support for the MIPS architecture within the assembler tools and tests. In the file mips-opc.c, the function decode_mips_operand has been modified to now accept constant values as operands, enhancing the handling of MIPS instructions. Additionally, new tests have been added, and the output for MIPS architecture tests in the mxu.s file has been updated, including various operations with operands. These changes enable better testing and broader functionality coverage for MIPS processors, including constant values as input parameters for instructions. Cherry-picked 248e8bc from https://github.com/MIPS/binutils-gdb Signed-off-by: Faraz Shahbazker Signed-off-by: Milica Matic opcodes/ * mips-opc.c (decode_mips_operand): Accept constant integers in places of mapped string operands. gas/ * testsuite/gas/mips/mxu.s: Add test cases. * testsuite/gas/mips/mxu.s: Update reference output. --- gas/testsuite/gas/mips/mxu.d | 141 +++++++++++++++++++++++++++++++++++ gas/testsuite/gas/mips/mxu.s | 73 ++++++++++++++++-- opcodes/mips-opc.c | 12 +-- 3 files changed, 212 insertions(+), 14 deletions(-) diff --git a/gas/testsuite/gas/mips/mxu.d b/gas/testsuite/gas/mips/mxu.d index 507bd9b6b3a..e21494a7f96 100644 --- a/gas/testsuite/gas/mips/mxu.d +++ b/gas/testsuite/gas/mips/mxu.d @@ -46,6 +46,14 @@ Disassembly of section \.text: [0-9a-f]+ <[^>]*> 7350c84a d16mac xr1,xr2,xr3,xr4,SS,LW [0-9a-f]+ <[^>]*> 7390c84a d16mac xr1,xr2,xr3,xr4,SS,HW [0-9a-f]+ <[^>]*> 73d0c84a d16mac xr1,xr2,xr3,xr4,SS,XW +[0-9a-f]+ <[^>]*> 7010c84a d16mac xr1,xr2,xr3,xr4,AA,WW +[0-9a-f]+ <[^>]*> 7150c84a d16mac xr1,xr2,xr3,xr4,AS,LW +[0-9a-f]+ <[^>]*> 7290c84a d16mac xr1,xr2,xr3,xr4,SA,HW +[0-9a-f]+ <[^>]*> 73d0c84a d16mac xr1,xr2,xr3,xr4,SS,XW +[0-9a-f]+ <[^>]*> 7010c84a d16mac xr1,xr2,xr3,xr4,AA,WW +[0-9a-f]+ <[^>]*> 7150c84a d16mac xr1,xr2,xr3,xr4,AS,LW +[0-9a-f]+ <[^>]*> 7290c84a d16mac xr1,xr2,xr3,xr4,SA,HW +[0-9a-f]+ <[^>]*> 73d0c84a d16mac xr1,xr2,xr3,xr4,SS,XW [0-9a-f]+ <[^>]*> 7010c84b d16macf xr1,xr2,xr3,xr4,AA,WW [0-9a-f]+ <[^>]*> 7050c84b d16macf xr1,xr2,xr3,xr4,AA,LW [0-9a-f]+ <[^>]*> 7090c84b d16macf xr1,xr2,xr3,xr4,AA,HW @@ -78,6 +86,14 @@ Disassembly of section \.text: [0-9a-f]+ <[^>]*> 7350c84b d16macf xr1,xr2,xr3,xr4,SS,LW [0-9a-f]+ <[^>]*> 7390c84b d16macf xr1,xr2,xr3,xr4,SS,HW [0-9a-f]+ <[^>]*> 73d0c84b d16macf xr1,xr2,xr3,xr4,SS,XW +[0-9a-f]+ <[^>]*> 7010c84b d16macf xr1,xr2,xr3,xr4,AA,WW +[0-9a-f]+ <[^>]*> 7150c84b d16macf xr1,xr2,xr3,xr4,AS,LW +[0-9a-f]+ <[^>]*> 7290c84b d16macf xr1,xr2,xr3,xr4,SA,HW +[0-9a-f]+ <[^>]*> 73d0c84b d16macf xr1,xr2,xr3,xr4,SS,XW +[0-9a-f]+ <[^>]*> 7010c84b d16macf xr1,xr2,xr3,xr4,AA,WW +[0-9a-f]+ <[^>]*> 7150c84b d16macf xr1,xr2,xr3,xr4,AS,LW +[0-9a-f]+ <[^>]*> 7290c84b d16macf xr1,xr2,xr3,xr4,SA,HW +[0-9a-f]+ <[^>]*> 73d0c84b d16macf xr1,xr2,xr3,xr4,SS,XW [0-9a-f]+ <[^>]*> 7010c84c d16madl xr1,xr2,xr3,xr4,AA,WW [0-9a-f]+ <[^>]*> 7050c84c d16madl xr1,xr2,xr3,xr4,AA,LW [0-9a-f]+ <[^>]*> 7090c84c d16madl xr1,xr2,xr3,xr4,AA,HW @@ -110,6 +126,14 @@ Disassembly of section \.text: [0-9a-f]+ <[^>]*> 7350c84c d16madl xr1,xr2,xr3,xr4,SS,LW [0-9a-f]+ <[^>]*> 7390c84c d16madl xr1,xr2,xr3,xr4,SS,HW [0-9a-f]+ <[^>]*> 73d0c84c d16madl xr1,xr2,xr3,xr4,SS,XW +[0-9a-f]+ <[^>]*> 7010c84c d16madl xr1,xr2,xr3,xr4,AA,WW +[0-9a-f]+ <[^>]*> 7150c84c d16madl xr1,xr2,xr3,xr4,AS,LW +[0-9a-f]+ <[^>]*> 7290c84c d16madl xr1,xr2,xr3,xr4,SA,HW +[0-9a-f]+ <[^>]*> 73d0c84c d16madl xr1,xr2,xr3,xr4,SS,XW +[0-9a-f]+ <[^>]*> 7010c84c d16madl xr1,xr2,xr3,xr4,AA,WW +[0-9a-f]+ <[^>]*> 7150c84c d16madl xr1,xr2,xr3,xr4,AS,LW +[0-9a-f]+ <[^>]*> 7290c84c d16madl xr1,xr2,xr3,xr4,SA,HW +[0-9a-f]+ <[^>]*> 73d0c84c d16madl xr1,xr2,xr3,xr4,SS,XW [0-9a-f]+ <[^>]*> 7010c84e q16add xr1,xr2,xr3,xr4,AA,WW [0-9a-f]+ <[^>]*> 7050c84e q16add xr1,xr2,xr3,xr4,AA,LW [0-9a-f]+ <[^>]*> 7090c84e q16add xr1,xr2,xr3,xr4,AA,HW @@ -142,6 +166,14 @@ Disassembly of section \.text: [0-9a-f]+ <[^>]*> 7350c84e q16add xr1,xr2,xr3,xr4,SS,LW [0-9a-f]+ <[^>]*> 7390c84e q16add xr1,xr2,xr3,xr4,SS,HW [0-9a-f]+ <[^>]*> 73d0c84e q16add xr1,xr2,xr3,xr4,SS,XW +[0-9a-f]+ <[^>]*> 7010c84e q16add xr1,xr2,xr3,xr4,AA,WW +[0-9a-f]+ <[^>]*> 7150c84e q16add xr1,xr2,xr3,xr4,AS,LW +[0-9a-f]+ <[^>]*> 7290c84e q16add xr1,xr2,xr3,xr4,SA,HW +[0-9a-f]+ <[^>]*> 73d0c84e q16add xr1,xr2,xr3,xr4,SS,XW +[0-9a-f]+ <[^>]*> 7010c84e q16add xr1,xr2,xr3,xr4,AA,WW +[0-9a-f]+ <[^>]*> 7150c84e q16add xr1,xr2,xr3,xr4,AS,LW +[0-9a-f]+ <[^>]*> 7290c84e q16add xr1,xr2,xr3,xr4,SA,HW +[0-9a-f]+ <[^>]*> 73d0c84e q16add xr1,xr2,xr3,xr4,SS,XW [0-9a-f]+ <[^>]*> 7010c84f d16mace xr1,xr2,xr3,xr4,AA,WW [0-9a-f]+ <[^>]*> 7050c84f d16mace xr1,xr2,xr3,xr4,AA,LW [0-9a-f]+ <[^>]*> 7090c84f d16mace xr1,xr2,xr3,xr4,AA,HW @@ -174,6 +206,14 @@ Disassembly of section \.text: [0-9a-f]+ <[^>]*> 7350c84f d16mace xr1,xr2,xr3,xr4,SS,LW [0-9a-f]+ <[^>]*> 7390c84f d16mace xr1,xr2,xr3,xr4,SS,HW [0-9a-f]+ <[^>]*> 73d0c84f d16mace xr1,xr2,xr3,xr4,SS,XW +[0-9a-f]+ <[^>]*> 7010c84f d16mace xr1,xr2,xr3,xr4,AA,WW +[0-9a-f]+ <[^>]*> 7150c84f d16mace xr1,xr2,xr3,xr4,AS,LW +[0-9a-f]+ <[^>]*> 7290c84f d16mace xr1,xr2,xr3,xr4,SA,HW +[0-9a-f]+ <[^>]*> 73d0c84f d16mace xr1,xr2,xr3,xr4,SS,XW +[0-9a-f]+ <[^>]*> 7010c84f d16mace xr1,xr2,xr3,xr4,AA,WW +[0-9a-f]+ <[^>]*> 7150c84f d16mace xr1,xr2,xr3,xr4,AS,LW +[0-9a-f]+ <[^>]*> 7290c84f d16mace xr1,xr2,xr3,xr4,SA,HW +[0-9a-f]+ <[^>]*> 73d0c84f d16mace xr1,xr2,xr3,xr4,SS,XW [0-9a-f]+ <[^>]*> 7010c848 d16mul xr1,xr2,xr3,xr4,WW [0-9a-f]+ <[^>]*> 7050c848 d16mul xr1,xr2,xr3,xr4,LW [0-9a-f]+ <[^>]*> 7090c848 d16mul xr1,xr2,xr3,xr4,HW @@ -214,6 +254,14 @@ Disassembly of section \.text: [0-9a-f]+ <[^>]*> 7150c84d s16mad xr1,xr2,xr3,xr4,S,LW [0-9a-f]+ <[^>]*> 7190c84d s16mad xr1,xr2,xr3,xr4,S,HW [0-9a-f]+ <[^>]*> 71d0c84d s16mad xr1,xr2,xr3,xr4,S,XW +[0-9a-f]+ <[^>]*> 7010c84d s16mad xr1,xr2,xr3,xr4,A,WW +[0-9a-f]+ <[^>]*> 7050c84d s16mad xr1,xr2,xr3,xr4,A,LW +[0-9a-f]+ <[^>]*> 7190c84d s16mad xr1,xr2,xr3,xr4,S,HW +[0-9a-f]+ <[^>]*> 71d0c84d s16mad xr1,xr2,xr3,xr4,S,XW +[0-9a-f]+ <[^>]*> 7010c84d s16mad xr1,xr2,xr3,xr4,A,WW +[0-9a-f]+ <[^>]*> 7050c84d s16mad xr1,xr2,xr3,xr4,A,LW +[0-9a-f]+ <[^>]*> 7190c84d s16mad xr1,xr2,xr3,xr4,S,HW +[0-9a-f]+ <[^>]*> 71d0c84d s16mad xr1,xr2,xr3,xr4,S,XW [0-9a-f]+ <[^>]*> 7010c878 q8mul xr1,xr2,xr3,xr4 [0-9a-f]+ <[^>]*> 7090c878 q8mulsu xr1,xr2,xr3,xr4 [0-9a-f]+ <[^>]*> 7000c879 q8movz xr1,xr2,xr3 @@ -226,15 +274,31 @@ Disassembly of section \.text: [0-9a-f]+ <[^>]*> 7210c87a q8mac xr1,xr2,xr3,xr4,SA [0-9a-f]+ <[^>]*> 7110c87a q8mac xr1,xr2,xr3,xr4,AS [0-9a-f]+ <[^>]*> 7310c87a q8mac xr1,xr2,xr3,xr4,SS +[0-9a-f]+ <[^>]*> 7010c87a q8mac xr1,xr2,xr3,xr4,AA +[0-9a-f]+ <[^>]*> 7110c87a q8mac xr1,xr2,xr3,xr4,AS +[0-9a-f]+ <[^>]*> 7210c87a q8mac xr1,xr2,xr3,xr4,SA +[0-9a-f]+ <[^>]*> 7310c87a q8mac xr1,xr2,xr3,xr4,SS [0-9a-f]+ <[^>]*> 7090c87a q8macsu xr1,xr2,xr3,xr4,AA [0-9a-f]+ <[^>]*> 7290c87a q8macsu xr1,xr2,xr3,xr4,SA [0-9a-f]+ <[^>]*> 7190c87a q8macsu xr1,xr2,xr3,xr4,AS [0-9a-f]+ <[^>]*> 7390c87a q8macsu xr1,xr2,xr3,xr4,SS +[0-9a-f]+ <[^>]*> 7090c87a q8macsu xr1,xr2,xr3,xr4,AA +[0-9a-f]+ <[^>]*> 7190c87a q8macsu xr1,xr2,xr3,xr4,AS +[0-9a-f]+ <[^>]*> 7290c87a q8macsu xr1,xr2,xr3,xr4,SA +[0-9a-f]+ <[^>]*> 7390c87a q8macsu xr1,xr2,xr3,xr4,SS [0-9a-f]+ <[^>]*> 7010c87b q16scop xr1,xr2,xr3,xr4 [0-9a-f]+ <[^>]*> 7010c87c q8madl xr1,xr2,xr3,xr4,AA [0-9a-f]+ <[^>]*> 7210c87c q8madl xr1,xr2,xr3,xr4,SA [0-9a-f]+ <[^>]*> 7110c87c q8madl xr1,xr2,xr3,xr4,AS [0-9a-f]+ <[^>]*> 7310c87c q8madl xr1,xr2,xr3,xr4,SS +[0-9a-f]+ <[^>]*> 7010c87c q8madl xr1,xr2,xr3,xr4,AA +[0-9a-f]+ <[^>]*> 7110c87c q8madl xr1,xr2,xr3,xr4,AS +[0-9a-f]+ <[^>]*> 7210c87c q8madl xr1,xr2,xr3,xr4,SA +[0-9a-f]+ <[^>]*> 7310c87c q8madl xr1,xr2,xr3,xr4,SS +[0-9a-f]+ <[^>]*> 7010c87d s32sfl xr1,xr2,xr3,xr4,ptn0 +[0-9a-f]+ <[^>]*> 7110c87d s32sfl xr1,xr2,xr3,xr4,ptn1 +[0-9a-f]+ <[^>]*> 7210c87d s32sfl xr1,xr2,xr3,xr4,ptn2 +[0-9a-f]+ <[^>]*> 7310c87d s32sfl xr1,xr2,xr3,xr4,ptn3 [0-9a-f]+ <[^>]*> 7010c87d s32sfl xr1,xr2,xr3,xr4,ptn0 [0-9a-f]+ <[^>]*> 7110c87d s32sfl xr1,xr2,xr3,xr4,ptn1 [0-9a-f]+ <[^>]*> 7210c87d s32sfl xr1,xr2,xr3,xr4,ptn2 @@ -244,41 +308,77 @@ Disassembly of section \.text: [0-9a-f]+ <[^>]*> 7210c858 d32add xr1,xr2,xr3,xr4,SA [0-9a-f]+ <[^>]*> 7110c858 d32add xr1,xr2,xr3,xr4,AS [0-9a-f]+ <[^>]*> 7310c858 d32add xr1,xr2,xr3,xr4,SS +[0-9a-f]+ <[^>]*> 7010c858 d32add xr1,xr2,xr3,xr4,AA +[0-9a-f]+ <[^>]*> 7110c858 d32add xr1,xr2,xr3,xr4,AS +[0-9a-f]+ <[^>]*> 7210c858 d32add xr1,xr2,xr3,xr4,SA +[0-9a-f]+ <[^>]*> 7310c858 d32add xr1,xr2,xr3,xr4,SS [0-9a-f]+ <[^>]*> 7050c858 d32addc xr1,xr2,xr3,xr4 [0-9a-f]+ <[^>]*> 7010c859 d32acc xr1,xr2,xr3,xr4,AA [0-9a-f]+ <[^>]*> 7210c859 d32acc xr1,xr2,xr3,xr4,SA [0-9a-f]+ <[^>]*> 7110c859 d32acc xr1,xr2,xr3,xr4,AS [0-9a-f]+ <[^>]*> 7310c859 d32acc xr1,xr2,xr3,xr4,SS +[0-9a-f]+ <[^>]*> 7010c859 d32acc xr1,xr2,xr3,xr4,AA +[0-9a-f]+ <[^>]*> 7110c859 d32acc xr1,xr2,xr3,xr4,AS +[0-9a-f]+ <[^>]*> 7210c859 d32acc xr1,xr2,xr3,xr4,SA +[0-9a-f]+ <[^>]*> 7310c859 d32acc xr1,xr2,xr3,xr4,SS [0-9a-f]+ <[^>]*> 7050c859 d32accm xr1,xr2,xr3,xr4,AA [0-9a-f]+ <[^>]*> 7250c859 d32accm xr1,xr2,xr3,xr4,SA [0-9a-f]+ <[^>]*> 7150c859 d32accm xr1,xr2,xr3,xr4,AS [0-9a-f]+ <[^>]*> 7350c859 d32accm xr1,xr2,xr3,xr4,SS +[0-9a-f]+ <[^>]*> 7050c859 d32accm xr1,xr2,xr3,xr4,AA +[0-9a-f]+ <[^>]*> 7150c859 d32accm xr1,xr2,xr3,xr4,AS +[0-9a-f]+ <[^>]*> 7250c859 d32accm xr1,xr2,xr3,xr4,SA +[0-9a-f]+ <[^>]*> 7350c859 d32accm xr1,xr2,xr3,xr4,SS [0-9a-f]+ <[^>]*> 7090c859 d32asum xr1,xr2,xr3,xr4,AA [0-9a-f]+ <[^>]*> 7290c859 d32asum xr1,xr2,xr3,xr4,SA [0-9a-f]+ <[^>]*> 7190c859 d32asum xr1,xr2,xr3,xr4,AS [0-9a-f]+ <[^>]*> 7390c859 d32asum xr1,xr2,xr3,xr4,SS +[0-9a-f]+ <[^>]*> 7090c859 d32asum xr1,xr2,xr3,xr4,AA +[0-9a-f]+ <[^>]*> 7190c859 d32asum xr1,xr2,xr3,xr4,AS +[0-9a-f]+ <[^>]*> 7290c859 d32asum xr1,xr2,xr3,xr4,SA +[0-9a-f]+ <[^>]*> 7390c859 d32asum xr1,xr2,xr3,xr4,SS [0-9a-f]+ <[^>]*> 7010c85b q16acc xr1,xr2,xr3,xr4,AA [0-9a-f]+ <[^>]*> 7210c85b q16acc xr1,xr2,xr3,xr4,SA [0-9a-f]+ <[^>]*> 7110c85b q16acc xr1,xr2,xr3,xr4,AS [0-9a-f]+ <[^>]*> 7310c85b q16acc xr1,xr2,xr3,xr4,SS +[0-9a-f]+ <[^>]*> 7010c85b q16acc xr1,xr2,xr3,xr4,AA +[0-9a-f]+ <[^>]*> 7110c85b q16acc xr1,xr2,xr3,xr4,AS +[0-9a-f]+ <[^>]*> 7210c85b q16acc xr1,xr2,xr3,xr4,SA +[0-9a-f]+ <[^>]*> 7310c85b q16acc xr1,xr2,xr3,xr4,SS [0-9a-f]+ <[^>]*> 7050c85b q16accm xr1,xr2,xr3,xr4,AA [0-9a-f]+ <[^>]*> 7250c85b q16accm xr1,xr2,xr3,xr4,SA [0-9a-f]+ <[^>]*> 7150c85b q16accm xr1,xr2,xr3,xr4,AS [0-9a-f]+ <[^>]*> 7350c85b q16accm xr1,xr2,xr3,xr4,SS +[0-9a-f]+ <[^>]*> 7050c85b q16accm xr1,xr2,xr3,xr4,AA +[0-9a-f]+ <[^>]*> 7150c85b q16accm xr1,xr2,xr3,xr4,AS +[0-9a-f]+ <[^>]*> 7250c85b q16accm xr1,xr2,xr3,xr4,SA +[0-9a-f]+ <[^>]*> 7350c85b q16accm xr1,xr2,xr3,xr4,SS [0-9a-f]+ <[^>]*> 7090c85b d16asum xr1,xr2,xr3,xr4,AA [0-9a-f]+ <[^>]*> 7290c85b d16asum xr1,xr2,xr3,xr4,SA [0-9a-f]+ <[^>]*> 7190c85b d16asum xr1,xr2,xr3,xr4,AS [0-9a-f]+ <[^>]*> 7390c85b d16asum xr1,xr2,xr3,xr4,SS +[0-9a-f]+ <[^>]*> 7090c85b d16asum xr1,xr2,xr3,xr4,AA +[0-9a-f]+ <[^>]*> 7190c85b d16asum xr1,xr2,xr3,xr4,AS +[0-9a-f]+ <[^>]*> 7290c85b d16asum xr1,xr2,xr3,xr4,SA +[0-9a-f]+ <[^>]*> 7390c85b d16asum xr1,xr2,xr3,xr4,SS [0-9a-f]+ <[^>]*> 7010c85c q8adde xr1,xr2,xr3,xr4,AA [0-9a-f]+ <[^>]*> 7210c85c q8adde xr1,xr2,xr3,xr4,SA [0-9a-f]+ <[^>]*> 7110c85c q8adde xr1,xr2,xr3,xr4,AS [0-9a-f]+ <[^>]*> 7310c85c q8adde xr1,xr2,xr3,xr4,SS +[0-9a-f]+ <[^>]*> 7010c85c q8adde xr1,xr2,xr3,xr4,AA +[0-9a-f]+ <[^>]*> 7110c85c q8adde xr1,xr2,xr3,xr4,AS +[0-9a-f]+ <[^>]*> 7210c85c q8adde xr1,xr2,xr3,xr4,SA +[0-9a-f]+ <[^>]*> 7310c85c q8adde xr1,xr2,xr3,xr4,SS [0-9a-f]+ <[^>]*> 7040c85c d8sum xr1,xr2,xr3 [0-9a-f]+ <[^>]*> 7080c85c d8sumc xr1,xr2,xr3 [0-9a-f]+ <[^>]*> 7010c85d q8acce xr1,xr2,xr3,xr4,AA [0-9a-f]+ <[^>]*> 7210c85d q8acce xr1,xr2,xr3,xr4,SA [0-9a-f]+ <[^>]*> 7110c85d q8acce xr1,xr2,xr3,xr4,AS [0-9a-f]+ <[^>]*> 7310c85d q8acce xr1,xr2,xr3,xr4,SS +[0-9a-f]+ <[^>]*> 7010c85d q8acce xr1,xr2,xr3,xr4,AA +[0-9a-f]+ <[^>]*> 7110c85d q8acce xr1,xr2,xr3,xr4,AS +[0-9a-f]+ <[^>]*> 7210c85d q8acce xr1,xr2,xr3,xr4,SA +[0-9a-f]+ <[^>]*> 7310c85d q8acce xr1,xr2,xr3,xr4,SS [0-9a-f]+ <[^>]*> 7000c847 s32cps xr1,xr2,xr3 [0-9a-f]+ <[^>]*> 7008c847 d16cps xr1,xr2,xr3 [0-9a-f]+ <[^>]*> 7010c847 q8abd xr1,xr2,xr3 @@ -293,6 +393,10 @@ Disassembly of section \.text: [0-9a-f]+ <[^>]*> 711cc846 q8add xr1,xr2,xr3,AS [0-9a-f]+ <[^>]*> 721cc846 q8add xr1,xr2,xr3,SA [0-9a-f]+ <[^>]*> 731cc846 q8add xr1,xr2,xr3,SS +[0-9a-f]+ <[^>]*> 701cc846 q8add xr1,xr2,xr3,AA +[0-9a-f]+ <[^>]*> 711cc846 q8add xr1,xr2,xr3,AS +[0-9a-f]+ <[^>]*> 721cc846 q8add xr1,xr2,xr3,SA +[0-9a-f]+ <[^>]*> 731cc846 q8add xr1,xr2,xr3,SS [0-9a-f]+ <[^>]*> 7000c843 s32max xr1,xr2,xr3 [0-9a-f]+ <[^>]*> 7004c843 s32min xr1,xr2,xr3 [0-9a-f]+ <[^>]*> 7008c843 d16max xr1,xr2,xr3 @@ -329,6 +433,11 @@ Disassembly of section \.text: [0-9a-f]+ <[^>]*> 7108c867 s32alni xr1,xr2,xr3,ptn2 [0-9a-f]+ <[^>]*> 7188c867 s32alni xr1,xr2,xr3,ptn3 [0-9a-f]+ <[^>]*> 7208c867 s32alni xr1,xr2,xr3,ptn4 +[0-9a-f]+ <[^>]*> 7008c867 s32alni xr1,xr2,xr3,ptn0 +[0-9a-f]+ <[^>]*> 7088c867 s32alni xr1,xr2,xr3,ptn1 +[0-9a-f]+ <[^>]*> 7108c867 s32alni xr1,xr2,xr3,ptn2 +[0-9a-f]+ <[^>]*> 7188c867 s32alni xr1,xr2,xr3,ptn3 +[0-9a-f]+ <[^>]*> 7208c867 s32alni xr1,xr2,xr3,ptn4 [0-9a-f]+ <[^>]*> 700dfc67 s32lui xr1,127,ptn0 [0-9a-f]+ <[^>]*> 708dfc67 s32lui xr1,127,ptn1 [0-9a-f]+ <[^>]*> 710dfc67 s32lui xr1,127,ptn2 @@ -378,6 +487,10 @@ Disassembly of section \.text: [0-9a-f]+ <[^>]*> 704c006a s16ldd xr1,v0,-512,ptn1 [0-9a-f]+ <[^>]*> 7054006a s16ldd xr1,v0,-512,ptn2 [0-9a-f]+ <[^>]*> 705c006a s16ldd xr1,v0,-512,ptn3 +[0-9a-f]+ <[^>]*> 7043fc6a s16ldd xr1,v0,510,ptn0 +[0-9a-f]+ <[^>]*> 704bfc6a s16ldd xr1,v0,510,ptn1 +[0-9a-f]+ <[^>]*> 7054006a s16ldd xr1,v0,-512,ptn2 +[0-9a-f]+ <[^>]*> 705c006a s16ldd xr1,v0,-512,ptn3 [0-9a-f]+ <[^>]*> 7043fc6c s16ldi xr1,v0,510,ptn0 [0-9a-f]+ <[^>]*> 704bfc6c s16ldi xr1,v0,510,ptn1 [0-9a-f]+ <[^>]*> 7053fc6c s16ldi xr1,v0,510,ptn2 @@ -386,6 +499,10 @@ Disassembly of section \.text: [0-9a-f]+ <[^>]*> 704c006c s16ldi xr1,v0,-512,ptn1 [0-9a-f]+ <[^>]*> 7054006c s16ldi xr1,v0,-512,ptn2 [0-9a-f]+ <[^>]*> 705c006c s16ldi xr1,v0,-512,ptn3 +[0-9a-f]+ <[^>]*> 7043fc6c s16ldi xr1,v0,510,ptn0 +[0-9a-f]+ <[^>]*> 704bfc6c s16ldi xr1,v0,510,ptn1 +[0-9a-f]+ <[^>]*> 7054006c s16ldi xr1,v0,-512,ptn2 +[0-9a-f]+ <[^>]*> 705c006c s16ldi xr1,v0,-512,ptn3 [0-9a-f]+ <[^>]*> 7004006e s32m2i xr1,a0 [0-9a-f]+ <[^>]*> 7004006f s32i2m xr1,a0 [0-9a-f]+ <[^>]*> 70028052 s32lddv xr1,zero,v0,2 @@ -428,6 +545,14 @@ Disassembly of section \.text: [0-9a-f]+ <[^>]*> 70560062 s8ldd xr1,v0,-128,ptn5 [0-9a-f]+ <[^>]*> 705a0062 s8ldd xr1,v0,-128,ptn6 [0-9a-f]+ <[^>]*> 705e0062 s8ldd xr1,v0,-128,ptn7 +[0-9a-f]+ <[^>]*> 7041fc62 s8ldd xr1,v0,127,ptn0 +[0-9a-f]+ <[^>]*> 7045fc62 s8ldd xr1,v0,127,ptn1 +[0-9a-f]+ <[^>]*> 7049fc62 s8ldd xr1,v0,127,ptn2 +[0-9a-f]+ <[^>]*> 704dfc62 s8ldd xr1,v0,127,ptn3 +[0-9a-f]+ <[^>]*> 70520062 s8ldd xr1,v0,-128,ptn4 +[0-9a-f]+ <[^>]*> 70560062 s8ldd xr1,v0,-128,ptn5 +[0-9a-f]+ <[^>]*> 705a0062 s8ldd xr1,v0,-128,ptn6 +[0-9a-f]+ <[^>]*> 705e0062 s8ldd xr1,v0,-128,ptn7 [0-9a-f]+ <[^>]*> 7041fc64 s8ldi xr1,v0,127,ptn0 [0-9a-f]+ <[^>]*> 7045fc64 s8ldi xr1,v0,127,ptn1 [0-9a-f]+ <[^>]*> 7049fc64 s8ldi xr1,v0,127,ptn2 @@ -444,6 +569,14 @@ Disassembly of section \.text: [0-9a-f]+ <[^>]*> 70560064 s8ldi xr1,v0,-128,ptn5 [0-9a-f]+ <[^>]*> 705a0064 s8ldi xr1,v0,-128,ptn6 [0-9a-f]+ <[^>]*> 705e0064 s8ldi xr1,v0,-128,ptn7 +[0-9a-f]+ <[^>]*> 7041fc64 s8ldi xr1,v0,127,ptn0 +[0-9a-f]+ <[^>]*> 7045fc64 s8ldi xr1,v0,127,ptn1 +[0-9a-f]+ <[^>]*> 7049fc64 s8ldi xr1,v0,127,ptn2 +[0-9a-f]+ <[^>]*> 704dfc64 s8ldi xr1,v0,127,ptn3 +[0-9a-f]+ <[^>]*> 70520064 s8ldi xr1,v0,-128,ptn4 +[0-9a-f]+ <[^>]*> 70560064 s8ldi xr1,v0,-128,ptn5 +[0-9a-f]+ <[^>]*> 705a0064 s8ldi xr1,v0,-128,ptn6 +[0-9a-f]+ <[^>]*> 705e0064 s8ldi xr1,v0,-128,ptn7 [0-9a-f]+ <[^>]*> 7041fc63 s8std xr1,v0,127,ptn0 [0-9a-f]+ <[^>]*> 7045fc63 s8std xr1,v0,127,ptn1 [0-9a-f]+ <[^>]*> 7049fc63 s8std xr1,v0,127,ptn2 @@ -452,6 +585,10 @@ Disassembly of section \.text: [0-9a-f]+ <[^>]*> 70460063 s8std xr1,v0,-128,ptn1 [0-9a-f]+ <[^>]*> 704a0063 s8std xr1,v0,-128,ptn2 [0-9a-f]+ <[^>]*> 704e0063 s8std xr1,v0,-128,ptn3 +[0-9a-f]+ <[^>]*> 7041fc63 s8std xr1,v0,127,ptn0 +[0-9a-f]+ <[^>]*> 7045fc63 s8std xr1,v0,127,ptn1 +[0-9a-f]+ <[^>]*> 704a0063 s8std xr1,v0,-128,ptn2 +[0-9a-f]+ <[^>]*> 704e0063 s8std xr1,v0,-128,ptn3 [0-9a-f]+ <[^>]*> 7041fc65 s8sdi xr1,v0,127,ptn0 [0-9a-f]+ <[^>]*> 7045fc65 s8sdi xr1,v0,127,ptn1 [0-9a-f]+ <[^>]*> 7049fc65 s8sdi xr1,v0,127,ptn2 @@ -459,5 +596,9 @@ Disassembly of section \.text: [0-9a-f]+ <[^>]*> 70420065 s8sdi xr1,v0,-128,ptn0 [0-9a-f]+ <[^>]*> 70460065 s8sdi xr1,v0,-128,ptn1 [0-9a-f]+ <[^>]*> 704a0065 s8sdi xr1,v0,-128,ptn2 +[0-9a-f]+ <[^>]*> 704e0065 s8sdi xr1,v0,-128,ptn3 +[0-9a-f]+ <[^>]*> 7041fc65 s8sdi xr1,v0,127,ptn0 +[0-9a-f]+ <[^>]*> 7045fc65 s8sdi xr1,v0,127,ptn1 +[0-9a-f]+ <[^>]*> 704a0065 s8sdi xr1,v0,-128,ptn2 [0-9a-f]+ <[^>]*> 704e0065 s8sdi xr1,v0,-128,ptn3 \.\.\. diff --git a/gas/testsuite/gas/mips/mxu.s b/gas/testsuite/gas/mips/mxu.s index f9643d0624c..26b70f41217 100644 --- a/gas/testsuite/gas/mips/mxu.s +++ b/gas/testsuite/gas/mips/mxu.s @@ -44,6 +44,16 @@ test_mxu: \insn xr1, xr2, xr3, xr4,SS,1 \insn xr1, xr2, xr3, xr4,SS,2 \insn xr1, xr2, xr3, xr4,SS,3 + + \insn xr1, xr2, xr3, xr4, 0, WW + \insn xr1, xr2, xr3, xr4, 1, LW + \insn xr1, xr2, xr3, xr4, 2, HW + \insn xr1, xr2, xr3, xr4, 3, XW + + \insn xr1, xr2, xr3, xr4, 0, 0 + \insn xr1, xr2, xr3, xr4, 1, 1 + \insn xr1, xr2, xr3, xr4, 2, 2 + \insn xr1, xr2, xr3, xr4, 3, 3 .endm .macro test2 insn @@ -51,6 +61,11 @@ test_mxu: \insn xr1, xr2, xr3, xr4, SA \insn xr1, xr2, xr3, xr4, AS \insn xr1, xr2, xr3, xr4, SS + + \insn xr1, xr2, xr3, xr4, 0 + \insn xr1, xr2, xr3, xr4, 1 + \insn xr1, xr2, xr3, xr4, 2 + \insn xr1, xr2, xr3, xr4, 3 .endm .macro test3 insn @@ -71,6 +86,11 @@ test_mxu: \insn xr1, $2,-512, ptn1 \insn xr1, $2,-512, ptn2 \insn xr1, $2,-512, ptn3 + + \insn xr1, $2, 510, 0 + \insn xr1, $2, 510, 1 + \insn xr1, $2, -512, 2 + \insn xr1, $2, -512, 3 .endm .macro test5 insn @@ -91,6 +111,15 @@ test_mxu: \insn xr1, $2,-128, ptn5 \insn xr1, $2,-128, ptn6 \insn xr1, $2,-128, ptn7 + + \insn xr1, $2, 127, 0 + \insn xr1, $2, 127, 1 + \insn xr1, $2, 127, 2 + \insn xr1, $2, 127, 3 + \insn xr1, $2, -128, 4 + \insn xr1, $2, -128, 5 + \insn xr1, $2, -128, 6 + \insn xr1, $2, -128, 7 .endm .macro test6 insn @@ -103,6 +132,11 @@ test_mxu: \insn xr1, $2,-128, ptn1 \insn xr1, $2,-128, ptn2 \insn xr1, $2,-128, ptn3 + + \insn xr1, $2, 127, 0 + \insn xr1, $2, 127, 1 + \insn xr1, $2, -128, 2 + \insn xr1, $2, -128, 3 .endm mfc1 $2, $2 mfc1 $2, $f1 @@ -168,6 +202,16 @@ test_mxu: s16mad xr1, xr2, xr3, xr4,S,2 s16mad xr1, xr2, xr3, xr4,S,3 + s16mad xr1, xr2, xr3, xr4,0,0 + s16mad xr1, xr2, xr3, xr4,0,1 + s16mad xr1, xr2, xr3, xr4,1,2 + s16mad xr1, xr2, xr3, xr4,1,3 + + s16mad xr1, xr2, xr3, xr4,0,WW + s16mad xr1, xr2, xr3, xr4,0,LW + s16mad xr1, xr2, xr3, xr4,1,HW + s16mad xr1, xr2, xr3, xr4,1,XW + q8mul xr1, xr2, xr3, xr4 q8mulsu xr1, xr2, xr3, xr4 q8movz xr1, xr2, xr3 @@ -188,6 +232,10 @@ test_mxu: s32sfl xr1, xr2, xr3, xr4, ptn1 s32sfl xr1, xr2, xr3, xr4, ptn2 s32sfl xr1, xr2, xr3, xr4, ptn3 + s32sfl xr1, xr2, xr3, xr4, 0 + s32sfl xr1, xr2, xr3, xr4, 1 + s32sfl xr1, xr2, xr3, xr4, 2 + s32sfl xr1, xr2, xr3, xr4, 3 q8sad xr1, xr2, xr3, xr4 @@ -222,6 +270,10 @@ test_mxu: q8add xr1, xr2, xr3,AS q8add xr1, xr2, xr3,SA q8add xr1, xr2, xr3,SS + q8add xr1, xr2, xr3, 0 + q8add xr1, xr2, xr3, 1 + q8add xr1, xr2, xr3, 2 + q8add xr1, xr2, xr3, 3 s32max xr1, xr2, xr3 s32min xr1, xr2, xr3 @@ -263,6 +315,11 @@ test_mxu: s32alni xr1, xr2, xr3, ptn2 s32alni xr1, xr2, xr3, ptn3 s32alni xr1, xr2, xr3, ptn4 + s32alni xr1, xr2, xr3, 0 + s32alni xr1, xr2, xr3, 1 + s32alni xr1, xr2, xr3, 2 + s32alni xr1, xr2, xr3, 3 + s32alni xr1, xr2, xr3, 4 s32lui xr1, 127, ptn0 s32lui xr1, 127, ptn1 s32lui xr1, 127, ptn2 @@ -279,14 +336,14 @@ test_mxu: s32lui xr1, -128, ptn5 s32lui xr1, -128, ptn6 s32lui xr1, -128, ptn7 - s32lui xr1, 255, ptn0 - s32lui xr1, 255, ptn1 - s32lui xr1, 255, ptn2 - s32lui xr1, 255, ptn3 - s32lui xr1, 255, ptn4 - s32lui xr1, 255, ptn5 - s32lui xr1, 255, ptn6 - s32lui xr1, 255, ptn7 + s32lui xr1, 255, 0 + s32lui xr1, 255, 1 + s32lui xr1, 255, 2 + s32lui xr1, 255, 3 + s32lui xr1, 255, 4 + s32lui xr1, 255, 5 + s32lui xr1, 255, 6 + s32lui xr1, 255, 7 s32nor xr1, xr2, xr3 s32and xr1, xr2, xr3 s32or xr1, xr2, xr3 diff --git a/opcodes/mips-opc.c b/opcodes/mips-opc.c index 6a4fd20a9da..90d7f494f6f 100644 --- a/opcodes/mips-opc.c +++ b/opcodes/mips-opc.c @@ -89,25 +89,25 @@ decode_mips_operand (const char *p) { case 'm': REG (5, 6, MXU); case '=': REG (4, 6, MXU); - case 'a': MAPPED_STRING (2, 24, mxu_aptn, 0); + case 'a': MAPPED_STRING (2, 24, mxu_aptn, 1); case 'b': REG (4, 10, MXU_GP); case 'c': REG (4, 14, MXU_GP); case 'd': REG (4, 18, MXU_GP); case 'e': MAPPED_STRING (3, 18, mxu_ptn_7, 1) - case 'g': MAPPED_STRING (3, 18, mxu_ptn_3, 0) + case 'g': MAPPED_STRING (3, 18, mxu_ptn_3, 1) case 'f': UINT (4, 22); case 'i': INT_ADJ (10, 10, 511, 2, false); case 'o': MAPPED_STRING (2, 22, mxu_optn, 1); - case 'P': MAPPED_STRING (2, 19, mxu_ptn_3, 0); + case 'P': MAPPED_STRING (2, 19, mxu_ptn_3, 1); case 'p': MAPPED_STRING (2, 19, mxu_ptn_1, 0); case 'r': SPECIAL (2, 14, MXU_STRIDE); case 'R': SPECIAL (2, 9, MXU_STRIDE); - case 'A': MAPPED_STRING (1, 24, mxu_s32mad, 0); + case 'A': MAPPED_STRING (1, 24, mxu_s32mad, 1); case 'B': SINT (8, 10); case 'U': UINT (8, 10); - case 'E': MAPPED_STRING (2, 24, mxu_ptn_3, 0); + case 'E': MAPPED_STRING (2, 24, mxu_ptn_3, 1); case 'I': INT_ADJ (9, 10, 255, 1, false); - case 'S': MAPPED_STRING (3, 23, mxu_ptn_4, 0); + case 'S': MAPPED_STRING (3, 23, mxu_ptn_4, 1); case 'O': MAPPED_STRING (3, 23, mxu_ptn_7, 1); case 'T': UINT (5, 16); } -- 2.34.1