From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (qmail 13561 invoked by alias); 21 Apr 2012 10:12:45 -0000 Received: (qmail 13548 invoked by uid 22791); 21 Apr 2012 10:12:44 -0000 X-SWARE-Spam-Status: No, hits=-2.8 required=5.0 tests=AWL,BAYES_00,KHOP_THREADED,T_RP_MATCHES_RCVD X-Spam-Check-By: sourceware.org Received: from sibelius.xs4all.nl (HELO glazunov.sibelius.xs4all.nl) (83.163.83.176) by sourceware.org (qpsmtpd/0.43rc1) with ESMTP; Sat, 21 Apr 2012 10:11:44 +0000 Received: from glazunov.sibelius.xs4all.nl (kettenis@localhost [127.0.0.1]) by glazunov.sibelius.xs4all.nl (8.14.5/8.14.3) with ESMTP id q3LABbkQ015523; Sat, 21 Apr 2012 12:11:37 +0200 (CEST) Received: (from kettenis@localhost) by glazunov.sibelius.xs4all.nl (8.14.5/8.14.3/Submit) id q3LABYvY005548; Sat, 21 Apr 2012 12:11:34 +0200 (CEST) Date: Sat, 21 Apr 2012 17:10:00 -0000 Message-Id: <201204211011.q3LABYvY005548@glazunov.sibelius.xs4all.nl> From: Mark Kettenis To: davem@davemloft.net CC: gdb-patches@sourceware.org In-reply-to: <20120420.203408.165318333491237734.davem@davemloft.net> (message from David Miller on Fri, 20 Apr 2012 20:34:08 -0400 (EDT)) Subject: Re: [PATCH] Handle sparc compare-and-branch References: <20120420.203408.165318333491237734.davem@davemloft.net> Mailing-List: contact gdb-patches-help@sourceware.org; run by ezmlm Precedence: bulk List-Id: List-Subscribe: List-Archive: List-Post: List-Help: , Sender: gdb-patches-owner@sourceware.org X-SW-Source: 2012-04/txt/msg00712.txt.bz2 > Date: Fri, 20 Apr 2012 20:34:08 -0400 (EDT) > From: David Miller > > SPARC-T4 adds a "compare and branch" instruction which fuses > a compare and a branch instruction into one. The branch > is non-delayed, there are no anulling facilities, and the > displacement is 10-bits. Is this new instruction documented anywhere? > This also corrects the existing bit test for Branch on > Integer Register. The distinguising characteristic between > Branch on Integer Register and Compare-and-Branch is bit > 28. The existing code was checking bit 24 for zero, but > that's pointless because bit 24 is already covered by > the "X_OP2 (insn) == 3" test. > > Ok to commit? Makes sense to me, so please go ahead. > gdb/ > > * sparc-tdep.c (X_DISP10): Define. > (sparc_analyze_control_transfer): Handle compare-and-branch.