From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from simark.ca by simark.ca with LMTP id KLuDLU33FWr5OB4AWB0awg (envelope-from ) for ; Tue, 26 May 2026 15:41:01 -0400 Authentication-Results: simark.ca; dkim=pass (1024-bit key; unprotected) header.d=redhat.com header.i=@redhat.com header.a=rsa-sha256 header.s=mimecast20190719 header.b=eZ3E6RbN; dkim-atps=neutral Received: by simark.ca (Postfix, from userid 112) id A3EDB1E024; Tue, 26 May 2026 15:41:01 -0400 (EDT) X-Spam-Checker-Version: SpamAssassin 4.0.1 (2024-03-25) on simark.ca X-Spam-Level: X-Spam-Status: No, score=-3.4 required=5.0 tests=ARC_SIGNED,ARC_VALID,BAYES_00, DKIMWL_WL_HIGH,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,MAILING_LIST_MULTI, RCVD_IN_DNSWL_MED,RCVD_IN_VALIDITY_CERTIFIED_BLOCKED, RCVD_IN_VALIDITY_RPBL_BLOCKED,RCVD_IN_VALIDITY_SAFE_BLOCKED autolearn=ham autolearn_force=no version=4.0.1 Received: from vm01.sourceware.org (vm01.sourceware.org [38.145.34.32]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange x25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by simark.ca (Postfix) with ESMTPS id 7689A1E024 for ; Tue, 26 May 2026 15:41:00 -0400 (EDT) Received: from vm01.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id DA5B54BA23D6 for ; Tue, 26 May 2026 19:40:59 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org DA5B54BA23D6 Authentication-Results: sourceware.org; dkim=pass (1024-bit key, unprotected) header.d=redhat.com header.i=@redhat.com header.a=rsa-sha256 header.s=mimecast20190719 header.b=eZ3E6RbN Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.129.124]) by sourceware.org (Postfix) with ESMTP id D74884BA2E3A for ; Tue, 26 May 2026 19:40:31 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org D74884BA2E3A Authentication-Results: sourceware.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=redhat.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org D74884BA2E3A Authentication-Results: sourceware.org; arc=none smtp.remote-ip=170.10.129.124 ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1779824432; cv=none; b=hFeVHXM41SGe5Uzdh+TUzidjOVROTN/umvtSaKqUZqjFmUF6tZFAGTAlkTyTtnytqYYDXzo7elIwhqfFENRe6weSeCAWrTvDzL0BbpukS8OLq/SYo/f7fL3VvaPywKHm7ChHegmOo6R1SULvwWqAgPt1X0Y/jvHuwFZnZ1/W+Ms= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1779824432; c=relaxed/simple; bh=Hanpyjp/MJlSGBGzeAAWbPLB1yZcoG4kvSuI9t559b4=; h=DKIM-Signature:Message-ID:Date:MIME-Version:Subject:To:From; b=luHk5QvsmyckPkQOgF/H7AlmpRxfD+4IZUD55UOiFv8SxRxcJTfdSXoKxNtn9OuD0y1m0DHAXuiU4RDyufU5TKKpBQ6ItFL34ClEZKoLa2GolRntaj2NSBXLR4EIO89IK+Wg4zLKRe7h8pLoHzaeCCbuKTmAI3H5qn86443lH2M= ARC-Authentication-Results: i=1; sourceware.org; dkim=pass (1024-bit key, unprotected) header.d=redhat.com header.i=@redhat.com header.a=rsa-sha256 header.s=mimecast20190719 header.b=eZ3E6RbN DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org D74884BA2E3A DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1779824431; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=11COez/sKzRAVJAWUlbATww4EbqgpkrlltsHUh1QLYw=; b=eZ3E6RbNqbahtdK/oWexnHDlvUWWfuws+cPysVi0u9tgtuvgqw4GEY8fwFKGufXJEF+1Ju 6moxLO3Ur6lfPpHAVnuycTB9A1uQxeq5OjA+aAkOkRBSsNBd/GyiXxFjVUFMq2qgw8AOfX FKAeEmESNrK/T4vKBSKpvqiH3ISikv0= Received: from mail-vk1-f199.google.com (mail-vk1-f199.google.com [209.85.221.199]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-435-WrXly34qOXCWgC18SZAVDg-1; Tue, 26 May 2026 15:40:29 -0400 X-MC-Unique: WrXly34qOXCWgC18SZAVDg-1 X-Mimecast-MFC-AGG-ID: WrXly34qOXCWgC18SZAVDg_1779824429 Received: by mail-vk1-f199.google.com with SMTP id 71dfb90a1353d-575242b4308so6905298e0c.1 for ; Tue, 26 May 2026 12:40:29 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779824429; x=1780429229; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=11COez/sKzRAVJAWUlbATww4EbqgpkrlltsHUh1QLYw=; b=MJROHneTxPKGouH/nBmJtW9ydiPe5gOHaBKFZSECuSGfh9SVe8bpxu9d8BivLeIwtm mzqeZKwrvZHLEnXIRJbhKHXmTvc1n8dd4kvBvnzHu3vMer0tPstusbrBQNcbVc08rYZ2 Hx4/qlkzu5Ft64xDgyhwTc2U8EWsZaPAvn5Fcn3A4XyckgRulZjSrCSTsp56NkXm5jqr N6KVY9t8G82kSexK3p9Rn3EF9wLJvMmBdfKp2dLgKZCRKLErnO4NJ4/aOHp3ck7ZQT6f 77kUn3nspi2LJIWdQhPD5Ho9X1QWv7L5yFmLjzR/JyUuSF4aCYvXo2qOlS54tdSmWIeQ 8ISQ== X-Forwarded-Encrypted: i=1; AFNElJ8vrRnrwMbQ7ZKqhtSu1wpITS5Ioz4g9V4p/wd0oMho4koZ/9oKH5n0P1u3snBP6UGylSAAAj072RIvjQ==@sourceware.org X-Gm-Message-State: AOJu0YzjZxAAHsTIglbicbNIkqslcMEQqcYBj7wnHDJKCO9IymTY8NLs Qr+nA7HDcHlQEN1ypzSMlEfOmQqNr/7d5iSJBBEiTtwfTN7mHXglVAhimEIWy/GuSmJSbJ0kR/5 nVV4bpy+nWY7a4UeM9STQCewDNLyWLHM5MFlSPvboH+0zUfiEEkBiRQkgpMih19g= X-Gm-Gg: Acq92OEdVgojSA7rolS8oIxa32jvUIlwYSFK+Ek4uqWMAfEjaF1sEJfcXliVrbyNdk2 8GWoubqvQpdf4yzKk/dXg+k07qQbvEnpymUH3CxTEOSuY/eQ1oV1+E7DcKFOJfwuCf+FP7oUq4A OS3TBjapM9LHCnrDFAG6FWeWUeJeLLCdjjFZwG1M5N4wpd3Dd0xtVn7SxIZUGjL/1jrrCYvQ7DY qvoLqChnzuleV98qWcjQj5KH0hx1wZTdowNimlGRI3tI81MZho0PtszHAh743Txo24E12bYNy1W YVSPabH/AXRGxwCplWqhhqzO/ztKrU5qMWZf0eUi1iqMiMHO7swbAHsYqouW6i6qkTEyqDr5OV5 k8S8MrOO+R7e/1ATP3XGqm8MnRJa41BmTxHLQ70AgmzH2RJDJH5EcWk6z6wGOJnL3ORPOjZmHaW kOQ0o= X-Received: by 2002:a05:6122:e250:b0:56d:2ca7:fbc3 with SMTP id 71dfb90a1353d-5865fc0355cmr10582993e0c.5.1779824427803; Tue, 26 May 2026 12:40:27 -0700 (PDT) X-Received: by 2002:a05:6122:e250:b0:56d:2ca7:fbc3 with SMTP id 71dfb90a1353d-5865fc0355cmr10582978e0c.5.1779824427244; Tue, 26 May 2026 12:40:27 -0700 (PDT) Received: from ?IPV6:2804:14d:8084:993e:2d5d:7adb:2b6:a50e? ([2804:14d:8084:993e:2d5d:7adb:2b6:a50e]) by smtp.gmail.com with ESMTPSA id 71dfb90a1353d-586ec46c8ddsm18102591e0c.0.2026.05.26.12.40.23 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Tue, 26 May 2026 12:40:26 -0700 (PDT) Message-ID: <17aa4a0b-401f-42b7-8aef-f9fa929dbe43@redhat.com> Date: Tue, 26 May 2026 16:40:20 -0300 MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2 4/4] gdb/aarch64: record/replay support for LSE128 To: Ezra.Sitorus@arm.com, gdb-patches@sourceware.org Cc: luis.machado.foss@gmail.com, thiago.bauermann@linaro.org References: <20260512231707.18123-1-Ezra.Sitorus@arm.com> <20260512231707.18123-5-Ezra.Sitorus@arm.com> From: Guinevere Larsen In-Reply-To: <20260512231707.18123-5-Ezra.Sitorus@arm.com> X-Mimecast-Spam-Score: 0 X-Mimecast-MFC-PROC-ID: c3zgmeSt4gguVpHZ90t0FahhpQaO6YofcwtrLT8UMME_1779824429 X-Mimecast-Originator: redhat.com Content-Language: en-US Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-BeenThere: gdb-patches@sourceware.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gdb-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gdb-patches-bounces~public-inbox=simark.ca@sourceware.org On 5/12/26 8:17 PM, Ezra.Sitorus@arm.com wrote: > From: Ezra Sitorus > > FEAT_LSE128 introduces support for 128-bit atomic instructions. This > patch teaches GDB to decode these instructions for recording and > reversing. > > Regression tested on aarch64-none-linux-gnu on QEMU with LSE128 support. > I observe unrelated regressions that appear to be environmental rather > than caused by this patch. > --- Hi Ezra! Thanks for addressing all the things I raised on all the patches! I'm happy to approve this patch! Approved-By: Guinevere Larsen -- Cheers, Guinevere Larsen It/she > gdb/aarch64-tdep.c | 13 ++ > gdb/testsuite/gdb.reverse/aarch64-lse128.c | 100 ++++++++++++++ > gdb/testsuite/gdb.reverse/aarch64-lse128.exp | 137 +++++++++++++++++++ > gdb/testsuite/lib/gdb.exp | 56 ++++++++ > 4 files changed, 306 insertions(+) > create mode 100644 gdb/testsuite/gdb.reverse/aarch64-lse128.c > create mode 100644 gdb/testsuite/gdb.reverse/aarch64-lse128.exp > > diff --git a/gdb/aarch64-tdep.c b/gdb/aarch64-tdep.c > index 5c1f8af5..0cce4072 100644 > --- a/gdb/aarch64-tdep.c > +++ b/gdb/aarch64-tdep.c > @@ -6008,6 +6008,19 @@ aarch64_record_load_store (aarch64_insn_decode_record *aarch64_insn_r) > else if ((insn_bits24_27 & 1) == 1 && insn_bits28_29 == 1 > && insn_bits10_11 == 1 && !insn_bit21) > return aarch64_record_memcopy_memset (aarch64_insn_r); > + /* Large System Extension 128 (LSE128) instructions. */ > + else if (vector_flag == 0 && insn_bits10_11 == 0 && insn_bit21 > + && size_bits == 0 && !bit (aarch64_insn_r->aarch64_insn, 29) > + && bits (aarch64_insn_r->aarch64_insn, 24, 25) == 0x1) > + { > + regcache_raw_read_unsigned (aarch64_insn_r->regcache, reg_rn, &address); > + record_buf_mem[0] = 128 >> 3; > + record_buf_mem[1] = address; > + aarch64_insn_r->mem_rec_count = 1; > + record_buf[0] = reg_rt; > + record_buf[1] = bits (aarch64_insn_r->aarch64_insn, 16, 20); > + aarch64_insn_r->reg_rec_count = 2; > + } > /* Advanced SIMD load/store instructions. */ > else > return aarch64_record_asimd_load_store (aarch64_insn_r); > diff --git a/gdb/testsuite/gdb.reverse/aarch64-lse128.c b/gdb/testsuite/gdb.reverse/aarch64-lse128.c > new file mode 100644 > index 00000000..0f1540e3 > --- /dev/null > +++ b/gdb/testsuite/gdb.reverse/aarch64-lse128.c > @@ -0,0 +1,100 @@ > +/* This test program is part of GDB, the GNU debugger. > + > + Copyright 2024-2026 Free Software Foundation, Inc. > + > + This program is free software; you can redistribute it and/or modify > + it under the terms of the GNU General Public License as published by > + the Free Software Foundation; either version 3 of the License, or > + (at your option) any later version. > + > + This program is distributed in the hope that it will be useful, > + but WITHOUT ANY WARRANTY; without even the implied warranty of > + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the > + GNU General Public License for more details. > + > + You should have received a copy of the GNU General Public License > + along with this program. If not, see . */ > + > +#include > +#include > +#include > + > +#define INITIAL_STRING "This is just some string." > +#define BUF_SIZE sizeof (INITIAL_STRING) > + > +#define PREPARE_REGS(X, Y) \ > + strcpy (src, INITIAL_STRING); \ > + __asm__ volatile ("mov x21, %0\n" ::"r"((uint64_t *)src) : "x21"); \ > + __asm__ volatile ("mov x19, %0\n" ::"r"(X) : "x19"); \ > + __asm__ volatile ("mov x20, %0\n" ::"r"(Y) : "x20"); > + > +int > +main (void) > +{ > + alignas (16) char src[BUF_SIZE]; > + > + uint64_t a = 0x0123456789abcdef; > + uint64_t b = 0xfedbca9876543210; > + > + PREPARE_REGS (a, b); > + /* Before ldclrp. */ > + __asm__ volatile ("ldclrp x19, x20, [x21]\n" : : : "x19", "x20", "memory"); > + /* After ldclrp. */ > + > + PREPARE_REGS (a, b); > + /* Before ldclrpa. */ > + __asm__ volatile ("ldclrpa x19, x20, [x21]\n" : : : "x19", "x20", "memory"); > + /* After ldclrpa. */ > + > + PREPARE_REGS (a, b); > + /* Before ldclrpal. */ > + __asm__ volatile ("ldclrpal x19, x20, [x21]\n" : : : "x19", "x20", "memory"); > + /* After ldclrpal. */ > + > + PREPARE_REGS (a, b); > + /* Before ldclrpl. */ > + __asm__ volatile ("ldclrpl x19, x20, [x21]\n" : : : "x19", "x20", "memory"); > + /* After ldclrpl. */ > + > + PREPARE_REGS (a, b); > + /* Before ldsetp. */ > + __asm__ volatile ("ldsetp x19, x20, [x21]\n" : : : "x19", "x20", "memory"); > + /* After ldsetp. */ > + > + PREPARE_REGS (a, b); > + /* Before ldsetpa. */ > + __asm__ volatile ("ldsetpa x19, x20, [x21]\n" : : : "x19", "x20", "memory"); > + /* After ldsetpa. */ > + > + PREPARE_REGS (a, b); > + /* Before ldsetpal. */ > + __asm__ volatile ("ldsetpal x19, x20, [x21]\n" : : : "x19", "x20", "memory"); > + /* After ldsetpal. */ > + > + PREPARE_REGS (a, b); > + /* Before ldsetpl. */ > + __asm__ volatile ("ldsetpl x19, x20, [x21]\n" : : : "x19", "x20", "memory"); > + /* After ldsetpl. */ > + > + PREPARE_REGS (a, b); > + /* Before swpp. */ > + __asm__ volatile ("swpp x19, x20, [x21]\n" : : : "x19", "x20", "memory"); > + /* After swpp. */ > + > + PREPARE_REGS (a, b); > + /* Before swppa. */ > + __asm__ volatile ("swppa x19, x20, [x21]\n" : : : "x19", "x20", "memory"); > + /* After swppa. */ > + > + PREPARE_REGS (a, b); > + /* Before swppal. */ > + __asm__ volatile ("swppal x19, x20, [x21]\n" : : : "x19", "x20", "memory"); > + /* After swppal. */ > + > + PREPARE_REGS (a, b); > + /* Before swppl. */ > + __asm__ volatile ("swppl x19, x20, [x21]\n" : : : "x19", "x20", "memory"); > + /* After swppl. */ > + > + return 0; > +} > diff --git a/gdb/testsuite/gdb.reverse/aarch64-lse128.exp b/gdb/testsuite/gdb.reverse/aarch64-lse128.exp > new file mode 100644 > index 00000000..edb254bc > --- /dev/null > +++ b/gdb/testsuite/gdb.reverse/aarch64-lse128.exp > @@ -0,0 +1,137 @@ > +# Copyright 2024-2026 Free Software Foundation, Inc. > + > +# This program is free software; you can redistribute it and/or modify > +# it under the terms of the GNU General Public License as published by > +# the Free Software Foundation; either version 3 of the License, or > +# (at your option) any later version. > +# > +# This program is distributed in the hope that it will be useful, > +# but WITHOUT ANY WARRANTY; without even the implied warranty of > +# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the > +# GNU General Public License for more details. > +# > +# You should have received a copy of the GNU General Public License > +# along with this program. If not, see . > + > +# Test instruction record for AArch64 FEAT_LSE128 instructions. > +# Based on gdb.reverse/aarch64-mops.exp > +# > +# The basic flow of the record tests are: > +# 1) Stop before executing the instructions of interest. Record > +# the initial value of the registers that the instruction will > +# change, i.e. the destination register. > +# 2) Execute the instructions. Record the new value of the > +# registers that changed. > +# 3) Reverse the direction of the execution and execute back to > +# just before the instructions of interest. Record the final > +# value of the registers of interest. > +# 4) Check that the initial and new values of the registers are > +# different, i.e. the instruction changed the registers as expected. > +# 5) Check that the initial and final values of the registers are > +# the same, i.e. GDB record restored the registers to their > +# original values. > + > +standard_testfile > + > +require allow_aarch64_lse128_tests > + > +if {[prepare_for_testing "failed to prepare" ${testfile} ${srcfile} \ > + [list debug additional_flags=-march=armv8-a+lse128]]} { > + return > +} > + > +if {![runto_main]} { > + return > +} > + > +gdb_test_no_output "record full" > + > +proc test_single_asm {insn} { > + with_test_prefix $insn { > + set before_seq [gdb_get_line_number "Before ${insn}"] > + set after_seq [gdb_get_line_number "After ${insn}"] > + set regs { x19 x20 x21 } > + > + gdb_test "break $before_seq" \ > + "Breakpoint ${::decimal} at ${::hex}: file .*/aarch64-lse128.c, line ${::decimal}\\." \ > + "$insn: break before instruction sequence" > + gdb_continue_to_breakpoint "$insn: about to execute instruction sequence" \ > + [multi_line ".*/aarch64-lse128.c:${::decimal}" \ > + "${::decimal}\[ \t\]+__asm__ volatile \\(\"${insn} .*\".*"] > + > + # Depending on the compiler, the line number information may put GDB a few > + # instructions before the beginning of the asm statement. > + arrive_at_instruction $insn > + # Add a breakpoint that we're sure is at the prologue instruction. > + gdb_test "break *\$pc" \ > + "Breakpoint ${::decimal} at ${::hex}: file .*/aarch64-lse128.c, line ${::decimal}\\." \ > + "$insn: break at prologue instruction" > + > + # Record the initial memory and register values. > + foreach r $regs { > + set ${r}_initial [capture_command_output "info register $r" ""] > + } > + > + gdb_test "break $after_seq" \ > + "Breakpoint ${::decimal} at ${::hex}: file .*/aarch64-lse128.c, line ${::decimal}\\." \ > + "$insn: break after instruction sequence" > + gdb_continue_to_breakpoint "$insn: executed instruction sequence" \ > + [multi_line ".*/aarch64-lse128.c:${::decimal}" ".*"] > + > + # Record the new memory and register values. > + foreach r $regs { > + set ${r}_new [capture_command_output "info register $r" ""] > + } > + > + # Execute in reverse to before the instruction sequence. > + gdb_test_no_output "set exec-direction reverse" > + > + gdb_continue_to_breakpoint "reversed execution of instruction sequence" \ > + [multi_line ".*/aarch64-lse128.c:${::decimal}" \ > + "${::decimal}\[ \t\]+__asm__ volatile \\(\"${insn} .*\".*"] > + > + # Record the final memory and register values. > + foreach r $regs { > + set ${r}_final [capture_command_output "info register $r" ""] > + } > + > + foreach v $regs { > + gdb_assert ![string compare [set ${v}_initial] [set ${v}_final]] \ > + "$insn: check $v initial value versus $v final value" > + } > + foreach v {x19 x20} { > + gdb_assert [string compare [set ${v}_initial] [set ${v}_new]] \ > + "$insn: check $v initial value versus $v new value" > + } > + gdb_assert ![string compare [set x21_initial] [set x21_new]] \ > + "$insn: check x21 initial value versus x21 new value" > + > + # Restore forward execution and go to end of recording. > + gdb_test_no_output "set exec-direction forward" > + gdb_test "record goto end" \ > + [multi_line \ > + "Go forward to insn number ${::decimal}" \ > + "#0 main \\(\\) at .*/aarch64-lse128.c:${::decimal}" \ > + ".*"] > + } > +} > + > +set cases { > + { ldclrp } > + { ldclrpa } > + { ldclrpal } > + { ldclrpl } > + { ldsetp } > + { ldsetpa } > + { ldsetpal } > + { ldsetpl } > + { swpp } > + { swppa } > + { swppal } > + { swppl } > +} > + > +foreach c $cases { > + lassign $c insn > + test_single_asm $insn > +} > diff --git a/gdb/testsuite/lib/gdb.exp b/gdb/testsuite/lib/gdb.exp > index 9d5c0e5a..d62b4927 100644 > --- a/gdb/testsuite/lib/gdb.exp > +++ b/gdb/testsuite/lib/gdb.exp > @@ -5402,6 +5402,62 @@ gdb_caching_proc allow_aarch64_cssc_tests {} { > return $allow_cssc_tests > } > > +# Run a test on the target to see if it supports the AArch64 LSE128 feature. > +# Return 1 if so, 0 if it does not. Note this causes a restart of GDB. > + > +gdb_caching_proc allow_aarch64_lse128_tests {} { > + global srcdir subdir gdb_prompt inferior_exited_re > + > + set me "allow_aarch64_lse128_tests" > + > + if { ![is_aarch64_target]} { > + return 0 > + } > + > + set compile_flags "{additional_flags=-march=armv8-a+lse128}" > + > + # Compile a test program reading LSE128. > + set src { > + #include > + > + int main() { > + __attribute__((aligned(16))) uint64_t mem[2] = { 0x0, 0x1 }; > + uint64_t *ptr = mem; > + __asm__ volatile ("ldclrp x0, x1, [%0]\n" :: "r"(ptr) : "x0", "x1", "memory"); > + return 0; > + } > + } > + > + if {![gdb_simple_compile $me $src executable $compile_flags]} { > + return 0 > + } > + > + # Compilation succeeded so now run it via gdb. > + clean_restart > + gdb_load $obj > + gdb_run_cmd > + > + gdb_expect { > + -re ".*Illegal instruction.*${gdb_prompt} $" { > + verbose -log "\n$me lse128 support not detected" > + set allow_lse128_tests 0 > + } > + -re ".*$inferior_exited_re normally.*${gdb_prompt} $" { > + verbose -log "\n$me: lse128 support detected" > + set allow_lse128_tests 1 > + } > + default { > + warning "\n$me: default case taken" > + set allow_lse128_tests 0 > + } > + } > + gdb_exit > + remote_file build delete $obj > + > + verbose "$me: returning $allow_lse128_tests" 2 > + return $allow_lse128_tests > +} > + > # Run a test on the target to see if it supports AArch64 MOPS (Memory > # Operations) extensions. Return 1 if so, 0 if it does not. Note this > # causes a restart of GDB.